Synchronization Failures in a Chain of PLL Synchronizers
暂无分享,去创建一个
[1] I. Eguchi,et al. An Analysis of Jitter Accumulation in a Chain of PLL Timing Recovery Circuits , 1977, IEEE Trans. Commun..
[2] G. Ascheid,et al. Cycle Slips in Phase-Locked Loops: A Tutorial Survey , 1982, IEEE Trans. Commun..
[3] C. J. Byrne,et al. Systematic jitter in a chain of digital regenerators , 1963 .
[4] Heinrich Meyr,et al. Transmission Design Criteria for a Synchronous Token Ring , 1983, IEEE J. Sel. Areas Commun..
[5] E. Roza. Analysis of Phase-Locked Timing Extraction Circuits for Pulse Code Transmission , 1974, IEEE Trans. Commun..
[6] Burton R. Saltzberg,et al. Timing recovery for synchronous binary data transmission , 1967 .
[7] D. L. Duttweiler,et al. The jitter performance of phase-locked loops extracting timing from baseband data waveforms , 1976, The Bell System Technical Journal.
[8] Werner Bux,et al. Architecture and Design of a Reliable Token-Ring Network , 1983, IEEE Journal on Selected Areas in Communications.
[9] F. Gardner,et al. Self-Noise in Synchronizers , 1980, IEEE Trans. Commun..