Enhancing die level static fault isolation on power gated devices
暂无分享,去创建一个
D. Nagalingam | P. T. Ng | C. Q. Chen | A. C. T. Quah | S. Moon | S. M. Parab | S. L. Ting | H. H. Ma
[1] Saibal Mukhopadhyay,et al. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.
[2] Jeffrey Lam,et al. Static fault localization of subtle metallization defects using near infrared photon emission microscopy , 2017, Microelectron. Reliab..
[3] C. Q. Chen,et al. Static fault localization on Memory failures using Photon Emission Microscopy , 2015, 2015 IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits.
[4] Igor L. Markov,et al. VLSI Physical Design - From Graph Partitioning to Timing Closure , 2011 .
[5] Gaojie Wen,et al. Failure isolation using FIB assist Photon Emission Microscopy analysis and microprobe analysis , 2011, 18th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).
[6] S. L. Ting,et al. Defect Prediction Approach to enhance Static Fault Localization of Functional Logic Failure Defects using NIR Photon Emission Microscopy , 2018, 2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).
[7] Aviral Shrivastava,et al. Power-efficient System Design , 2010 .
[8] S. P. Neo,et al. Application of FIB Circuit Edit and Electrical Characterization in Failure Analysis for Invisible Defect Issues , 2006, 2006 13th International Symposium on the Physical and Failure Analysis of Integrated Circuits.
[9] Robert C. Aitken,et al. Low Power Methodology Manual - for System-on-Chip Design , 2007 .