A Hybrid Number System Processor with Geometric and Complex Arithmetic Capabilities

The architecture, design, and performance of a hybrid number system processor are described. The processor performs multiplication, division, square root, and square in the logarithmic number system (LNS) domain. However, the input, output, addition, and subtraction are all executed in the 32-b IEEE standard floating-point number system. With the LNS multiplier and pipelined architecture, the processor is able to perform the geometric and complex arithmetic very effectively. The processor is also shown to compare well to an existing 32-b floating-point DSP (digital signal processor) chip. For the same level of CMOS technology, the performance ratios between the hybrid number system and the floating-point processor are shown to be 6.4:1 and 8:1 for division and square root, respectively; for the complex FFT (fast Fourier transform) algorithm, the ratio is around 2:1. >

[1]  G. Sicuranza.  On efficient implementations of 2-D digital filters using logarithmic number systems , 1983 .

[2]  Andrew S. Noetzel.  An Interpolating Memory Unit for Function Evaluation: Analysis and Design , 1989, IEEE Trans. Computers.

[3]  Earl E. Swartzlander,et al.  The Sign/Logarithm Number System , 1975, IEEE Transactions on Computers.

[4]  Jeffrey H. Lang,et al.  Integrated-Circuit Logarithmic Arithmetic Units , 1985, IEEE Transactions on Computers.

[5]  Thomas A. Brubaker,et al.  Multiplication Using Logarithms Implemented with Read-Only Memory , 1975, IEEE Transactions on Computers.

[6]  H. Yoshimura,et al.  A 50mhz Cmos Geometrical Mapping Processor , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[7]  Y. Kita,et al.  A single chip digital signal processor and its application to real-time speech analysis , 1983 .

[8]  John P. Hayes,et al.  Computer Architecture and Organization , 1980 .

[9]  Earl E. Swartzlander,et al.  Sign/Logarithm Arithmetic for FFT Implementation , 1983, IEEE Transactions on Computers.

[10]  Hironori Yamauchi,et al.  A 50-MHz CMOS geometrical mapping processor , 1989 .

[11]  Fred J. Taylor,et al.  A 20 Bit Logarithmic Number System Processor , 1988, IEEE Trans. Computers.

[12]  M. Combet,et al.  Computation of the Base Two Logarithm of Binary Numbers , 1965, IEEE Trans. Electron. Comput..

[13]  J. C. Michalina,et al.  A VLSI signal processor with complex arithmetic capability , 1988 .

[14]  F. Lai.  A 10 ns hybrid number system data execution unit for digital signal processing systems , 1991 .

[15]  D. Marino.  New Algorithms for the Approximate Evaluation in Hardware of Binary Logarithms and Elementary Functions , 1972, IEEE Transactions on Computers.

[16]  T. Kurokawa,et al.  Error analysis of recursive digital filters implemented with logarithmic number systems , 1980 .

[17]  Yoshinao Aoki,et al.  Generation of a Precise Binary Logarithm with Difference Grouping Programmable Logic Array , 1985, IEEE Transactions on Computers.

[18]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[19]  F. Taylor.  A hybrid floating-point logarithmic number system processor , 1985 .

[20]  ERNEST L. HALL,et al.  Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications , 1970, IEEE Transactions on Computers.

[21]  Wirendre A. Perera,et al.  Architectures for multiplierless fast Fourier transform hardware implementation in VLSI , 1987, IEEE Trans. Acoust. Speech Signal Process..

[22]  F.S. Lai.  Design of a 100 MHz hybrid number system data execution unit , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[23]  John Cowles,et al.  Improved accuracy for logarithmic addition in DSP applications , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[24]  F. Taylor,et al.  An extended precision logarithmic number system , 1983 .