A PC-Based Logic Simulator Using a Look-Up Table Cascade Emulator

This paper represents a cycle-based logic simulation method using an LUT cascade emulator, where an LUT cascade consists of multiple-output LUTs (cells) connected in series. The LUT cascade emulator is an architecture that emulates LUT cascades. It has a control part, a memory for logic, and registers. It connects the memory to registers through a programmable interconnection circuit, and evaluates the given circuit stored in the memory. The LUT cascade emulator runs on an ordinary PC. This paper also compares the method with a Levelized Compiled Code (LCC) simulator and a simulator using a Quasi-Reduced Multi-valued Decision Diagram (QRMDD). Our simulator is 3.5 to 10.6 times faster than the LCC, and 1.1 to 3.9 times faster than the one using a QRMDD. The simulation setup time is 2.0 to 9.8 times shorter than the LCC. The necessary amount of memory is 1/1.8 to 1/5.5 of the one using a QRMDD.

[1]  Alexander Saldanha,et al.  Fast discrete function evaluation using decision diagrams , 1995, ICCAD.

[2]  Tiziano Villa,et al.  Multi-valued decision diagrams: theory and applications , 1998 .

[3]  Tsutomu Sasao,et al.  A fast logic simulator using a look up table cascade emulator , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[4]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[5]  Shinobu Nagayama,et al.  On the optimization of heterogeneous MDDs , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  S.,et al.  An Efficient Heuristic Procedure for Partitioning Graphs , 2022 .

[7]  Tsutomu SASAO,et al.  Optimization Methods in Look-Up Table Rings , 2004 .

[8]  Richard Rudell.  Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD.

[9]  Robert K. Brayton.  The future of logic synthesis and verification , 2001 .

[10]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[11]  Tsutomu Sasao.  A cascade realization of multiple-output function for reconfigurable hardware , 2001 .

[12]  Rajeev Murgai,et al.  Logic synthesis for a single large look-up table , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[13]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[14]  Tsutomu Sasao,et al.  A Design Algorithm for Sequential Circuits Using LUT Rings , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[15]  Abdul-Rattaq Habayeb.  System Decomposition, Partitioning, and Integration for Microelectronics , 1968, IEEE Trans. Syst. Sci. Cybern..

[16]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[17]  Munehiro Matsuura,et al.  A method to decompose multiple-output logic functions , 2004, Proceedings. 41st Design Automation Conference, 2004..

[18]  Sharad Malik,et al.  Fast functional simulation using branching programs , 1995, ICCAD.