High-speed full adder based on minority function and bridge style for nanoscale

In this paper a new high-speed and high-performance Full Adder cell, which is implemented based on CMOS bridge style and minority function, is proposed. Several simulations conducted at nanoscale using different power supplies, load capacitors, frequencies and temperatures demonstrate the superiority of the proposed design in terms of delay and power-delay product (PDP) compared to the other cells. In addition the proposed structure improves the robustness and reduces sensitivity to the process variations of the other Bridge-Cap Full Adder cell already presented in the literature.

[1]  Keivan Navi,et al.  Ultra high speed Full Adders , 2008, IEICE Electron. Express.

[2]  Keivan Navi,et al.  Universal ternary logic circuit design through carbon nanotube technology , 2009 .

[3]  Yu-Cherng Hung,et al.  A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[4]  Mostafa Rahimi Azghadi,et al.  A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter , 2009, Microelectron. J..

[5]  Omid Kavehei,et al.  A novel low-power full-adder cell for low voltage , 2009, Integr..

[6]  Farshad Moradi,et al.  Ultra low power full adder topologies , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[7]  Keivan Navi,et al.  Novel direct designs for 3-input XOR function for low-power and high-speed applications , 2010 .

[8]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[9]  Omid Kavehei,et al.  Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell , 2008, J. Comput..

[10]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[11]  Yong-Bin Kim,et al.  Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability , 2010, Integr..

[12]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  . T.Vigneswaran,et al.  A Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem , 2008 .

[14]  Snorre Aunet,et al.  Six subthreshold full adder cells characterized in 90 nm CMOS technology , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[15]  V. Beiu,et al.  On the Reliability of Majority Gates Full Adders , 2008, IEEE Transactions on Nanotechnology.

[16]  Omid Kavehei,et al.  A New Design for 7:2 Compressors , 2007, 2007 IEEE/ACS International Conference on Computer Systems and Applications.

[17]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[18]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Keivan Navi,et al.  A low-voltage and energy-efficient full adder cell based on carbon nanotube technology , 2010 .

[20]  Kaushik Roy,et al.  A high density, carbon nanotube capacitor for decoupling applications , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[21]  Keivan Navi,et al.  Two new low-power Full Adders based on majority-not gates , 2009, Microelectron. J..

[22]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .