Hardware neuron models with CMOS for auditory neural networks
暂无分享,去创建一个
A number of studies have recently been made on hardware implementation of a neuron model for applications to information processing functions of neural networks. We previously proposed the transfer function which changes the threshold of a pulse-type hardware neuron model (hereafter, "P-HNM") in time according to an output that express feature-detecting cell and a universal-type hardware neuron model using depletion mode MOSFETs (hereafter "D-MOSFETs"), resistors, and capacitors. However, because it is difficult to make D-MOSFETs due to a complicated manufacturing process, they are not usually used in IC implementation. In this paper, we propose hardware neuron models with CMOS for feature-detecting cells of auditory neural network.
[1] Kazuyuki Aihara,et al. Analog Hardware Implementation of a Mathematical Model of an Asynchronous Chaotic Neuron , 2002 .
[2] Kazuyuki Aihara,et al. Pulse‐type bursting neuron model using enhancement mode MOSFETs , 2002 .
[3] Y. Maeda,et al. A pulse-type hardware neuron model with beating, bursting excitation and plateau potential. , 2000, Bio Systems.
[4] Kazuyuki Aihara,et al. A Λ‐type neuron model using enhancement‐mode MOSFETs , 2003 .