DTR: A Defect-Tolerant Routing Algorithm
暂无分享,去创建一个
Suchai Thanawastien | Chidchanok Lursinsap | Anucha Pitaksanonkul | J. A. Gandhi | C. Lursinsap | S. Thanawastien | A. Pitaksanonkul | J. A. Gandhi
[1] R. L. Wadsack,et al. Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.
[2] John Paul Shen,et al. Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.
[3] Andrzej J. Strojwas,et al. Realistic Yield Simulation for VLSIC Structural Failures , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Wojciech Maly,et al. Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Takeshi Yoshimura,et al. Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] J.A. Abraham,et al. Fault and error models for VLSI , 1986, Proceedings of the IEEE.