A Comparison of Evolvable Hardware Architectures for Classification Tasks

We analyze and compare four different evolvable hardware approaches for classification tasks: An approach based on a programmable logic array architecture, an approach based on two-phase incremental evolution, a generic logic architecture with automatic definition of building blocks, and a specialized coarse-grained architecture with pre-defined building blocks. We base the comparison on a common data set and report on classification accuracy and training effort. The results show that classification accuracy can be increased by using modular, specialized classifier architectures. Furthermore, function level evolution, either with predefined functions derived from domain-specific knowledge or with functions that are automatically defined during evolution, also gives higher accuracy. Incremental and function level evolution reduce the search space and thus shortens the training effort.

[1]  Moritoshi Yasunaga,et al.  Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[2]  Jim Torresen,et al.  Two-Step Incremental Evolution of a Prosthetic Hand Controller Based on Digital Logic Gates , 2001, ICES.

[3]  Julian Francis Miller,et al.  Evolution and Acquisition of Modules in Cartesian Genetic Programming , 2004, EuroGP.

[4]  Isamu Kajitani,et al.  Variable length chromosome GA for evolvable hardware , 1996, Proceedings of IEEE International Conference on Evolutionary Computation.

[5]  Marco Platzner,et al.  Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[6]  Taro Nakamura,et al.  Genetic Algorithm-Based Methodology for Pattern Recognition Hardware , 2000, ICES.

[7]  Hiroshi Yokoi,et al.  A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI , 1998, ICES.

[8]  Rolf Drechsler,et al.  Applications of Evolutionary Computing, EvoWorkshops 2008: EvoCOMNET, EvoFIN, EvoHOT, EvoIASP, EvoMUSART, EvoNUM, EvoSTOC, and EvoTransLog, Naples, Italy, March 26-28, 2008. Proceedings , 2008, EvoWorkshops.

[9]  Hans-Paul Schwefel,et al.  Parallel Problem Solving from Nature — PPSN IV , 1996, Lecture Notes in Computer Science.

[10]  Julian Francis Miller,et al.  Cartesian genetic programming , 2000, GECCO '10.

[11]  Marco Tomassini,et al.  Towards Evolvable Hardware , 1996, Lecture Notes in Computer Science.

[12]  I. Yoshihara,et al.  Evolvable sonar spectrum discrimination chip designed by genetic algorithm , 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028).

[13]  Isamu Kajitani,et al.  Hardware Evolution at Function Level , 1996, PPSN.

[14]  Hitoshi Iba,et al.  Evolvable Hardware and Its Applications to Pattern Recognition and Fault-Tolerant Systems , 1995, Towards Evolvable Hardware.

[15]  Sanyou Zeng,et al.  Evolvable Systems: From Biology to Hardware, 7th International Conference, ICES 2007, Wuhan, China, September 21-23, 2007, Proceedings , 2007, ICES.

[16]  Moritoshi Yasunaga,et al.  An Online EHW Pattern Recognition System Applied to Face Image Recognition , 2009, EvoWorkshops.