A SIMD Neural Network Processor for Image Processing

Artificial Neural Networks (ANNs) and image processing requires massively parallel computation of simple operator accompanied by heavy memory access. Thus, this type of operators naturally maps onto Single Instruction Multiple Data (SIMD) stream parallel processing with distributed memory. This paper proposes a high performance neural network processor whose function can be changed by programming. The proposed processor is based on the SIMD architecture that is optimized for neural network and image processing. The proposed processor supports 24 instructions, and consists of 16 Processing Units (PUs) per chip. Each PU includes 24-bit 2K-word Local Memory (LM) and a Processing Element (PE). The proposed architecture allows multichip expansion that minimizes chip-to-chip communication bottleneck. The proposed processor is verified with FPGA implementation and the functionality is verified with character recognition application.

[1]  Mona E. Zaghloul,et al.  VLSI implementation of locally connected neural network for solving partial differential equations , 1996 .

[2]  Howard B. Demuth,et al.  Modeling neural networks on the MPP , 1988, Proceedings., 2nd Symposium on the Frontiers of Massively Parallel Computation.

[3]  Nelson L. Passos Pipelined And Parallel Computer Architectures , 1998, IEEE Concurrency.

[4]  Frederic T. Chong,et al.  Active pages: a computation model for intelligent memory , 1998, ISCA.

[5]  Pierre Boulet,et al.  Experimental evaluation of affine schedules for matrix multiplication on the MasPar architecture , 1994, Proceedings of the First International Conference on Massively Parallel Computing Systems (MPCS) The Challenges of General-Purpose and Special-Purpose Computing.

[6]  Montse Pardàs,et al.  Morphological operators for image and video compression , 1996, IEEE Trans. Image Process..