Cycle-accurate simulation of energy consumption in embedded systems
暂无分享,去创建一个
[1] Abbas El Gamal,et al. A stochastic model for interconnections in custom integrated circuits , 1981 .
[2] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.
[3] Y. Nakagome,et al. Trends in low-power RAM circuit technologies , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.
[4] Norman P. Jouppi,et al. CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.
[5] Andrew Wolfe,et al. Instruction level power analysis , 1996 .
[6] Kanad Ghose,et al. Energy-efficiency of VLSI caches: a comparative study , 1997, Proceedings Tenth International Conference on VLSI Design.
[7] Jan M. Rabaey,et al. An energy conscious methodology for early design exploration of heterogeneous DSPs , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[8] Yanbing Li,et al. A framework for estimating and minimizing energy dissipation of embedded HW/SW systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[9] Luca Benini,et al. System-level power estimation and optimization , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).