A hardware-friendly soft-computing algorithm for image recognition

A robust image recognition algorithm has been developed aiming at direct implementation in a bio-inspired hardware accelerator chip. The characteristic features in an original gray-scale image of 64×64-pels (i.e., a 4096-dimension vector) are extracted by a newly-developed Principal Axes Projection (PAP) method and compressed to form a 64-dimension characteristic vector. Despite the large dimensionality reduction, the essential features in the original image are well retained in the vector representation. As a result, very robust image recognition has become possible by using a simple template matching technique. Although the matching with a large number of templates is computationally very expensive, we rely upon the already-developed vector matching LSI's featuring about 1000 GOPS performance for template matching [1-3]. The present algorithm has been successfully applied to medical radiograph analysis and handwriting pattern recognition, and its robust nature in recognition tasks has been proven by intensive computer simulation.

[1]  J M Coggins,et al.  Investigation of filter sets for supervised pixel classification of cephalometric landmarks by spatial spectroscopy. , 1997, International journal of medical informatics.

[2]  S. P. Lloyd,et al.  Least squares quantization in PCM , 1982, IEEE Trans. Inf. Theory.

[3]  K. Zeger,et al.  Stochastic relaxation algorithm for improved vector quantiser design , 1989 .

[4]  T. Ohmi,et al.  Neural microelectronics , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[5]  S T Nugent,et al.  Automatic landmarking of cephalograms. , 1989, Computers and biomedical research, an international journal.

[6]  T. Ohmi,et al.  Advances in neuron-MOS applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Joseph N. Wilson,et al.  Handbook of computer vision algorithms in image algebra , 1996 .

[8]  Tadashi Shibata,et al.  Fully-Parallel VLSI Implementation of Vector Quantization Processor Using Neuron-MOS Technology (Special Issue on Integrated Electronics and New System Paradigms) , 1999 .

[9]  T. Morimoto,et al.  A fully-parallel vector quantization processor for real-time motion picture compression , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.