Real-timerange image preprocessing on FPGAs

Unprocessed range images acquired by some range sensing modality often show bumpy surfaces and distorted object boundaries, complicating post processing, such as 3D-registration and feature extraction. The effects are mostly caused by noise due to sensor limitations, but can be mitigated through applying image processing techniques, as for example defect pixel interpolation, bilateral temporal averaging, and edge-preserving noise filtering. In this work, we present an approach to perform preprocessing of range images on field programmable gate arrays (FPGAs) using single precision floating point arithmetic. Moreover, we present an FPGA infrastructure, including image acquisition from a host computer via PCI express. Although this work is based on range images obtained from a Microsoft Kinect range sensing camera, the presented approach is applicable to modalities for range image acquisition, in general. The proposed image processing pipeline can be run at 150 MHz for VGA-resolution images and imposes a latency close to 2 ms.

[1]  Jürgen Teich,et al.  A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[2]  Andreas Koch,et al.  Precore - A Token-Based Speculation Architecture for High-Level Language to Hardware Compilation , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[3]  M. Amann,et al.  Laser ranging: a critical review of usual techniques for distance measurement , 2001 .

[4]  Jakob Wasza,et al.  Real-time preprocessing for dense 3-D range imaging on the GPU: Defect interpolation, bilateral temporal averaging and guided filtering , 2011, 2011 IEEE International Conference on Computer Vision Workshops (ICCV Workshops).

[5]  Jason Cong,et al.  FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation , 2009, TRETS.

[6]  Stephen Charles Hsu,et al.  Performance of a Time-of-Flight Range Camera for Intelligent Vehicle Safety Applications , 2006 .

[7]  Joseph L. Mundy,et al.  A Three-Dimensional Sensor Based on Structured Light , 1987 .

[8]  Nikil D. Dutt,et al.  SPARK: a high-level synthesis framework for applying parallelizing compiler transformations , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[9]  Adrian Park,et al.  Designing Modular Hardware Accelerators in C with ROCCC 2.0 , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[10]  Carl-Fredrik Westin,et al.  Normalized and differential convolution , 1993, Proceedings of IEEE Conference on Computer Vision and Pattern Recognition.

[11]  Reinhard Koch,et al.  Time-of-Flight Sensors in Computer Graphics , 2009, Eurographics.

[12]  M. Yu. Shadrin,et al.  FPGA-based hardware accelerator for high-performance data-stream processing , 2012, Pattern Recognition and Image Analysis.

[13]  Jürgen Teich,et al.  The PAULA Language for Designing Multi-Dimensional Dataflow-Intensive Applications , 2008, MBMV.

[14]  C. Westin,et al.  Normalized and differential convolution , 1993, Proceedings of IEEE Conference on Computer Vision and Pattern Recognition.

[15]  Arianna Mencattini,et al.  FPGA implementation of a fast hardware architecture for medical digital image processing , 2007 .

[16]  Christian Lengauer,et al.  Loop Parallelization in the Polytope Model , 1993, CONCUR.

[17]  Jürgen Teich,et al.  PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications , 2008, ARC.

[18]  Roberto Manduchi,et al.  Bilateral filtering for gray and color images , 1998, Sixth International Conference on Computer Vision (IEEE Cat. No.98CH36271).

[19]  Jian Sun,et al.  Guided Image Filtering , 2010, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[20]  Hans-Peter Seidel,et al.  Spatio-temporal photon density estimation using bilateral filtering , 2004, Proceedings Computer Graphics International, 2004..

[21]  Arvind,et al.  Hands-on Introduction to Bluespec System Verilog (BSV) , 2008, 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design.

[22]  Nassir Navab,et al.  SLAM combining ToF and high-resolution cameras , 2011, 2011 IEEE Workshop on Applications of Computer Vision (WACV).

[23]  David Kuo,et al.  Real-time orthorectification by FPGA-based hardware acceleration , 2010, Remote Sensing.

[24]  Jürgen Teich,et al.  A deeply pipelined and parallel architecture for denoising medical images , 2010, 2010 International Conference on Field-Programmable Technology.

[25]  Andrew W. Fitzgibbon,et al.  KinectFusion: real-time 3D reconstruction and interaction using a moving depth camera , 2011, UIST.

[26]  Jake K. Aggarwal,et al.  Structure from stereo-a review , 1989, IEEE Trans. Syst. Man Cybern..