Design on the turn-on efficient power-rail ESD clamp circuit with stacked polysilicon diodes
暂无分享,去创建一个
[1] E. Worley,et al. Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.
[2] S. Dabral,et al. Novel clamp circuits for IC power supply protection , 1996, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.
[3] C. Duvvury,et al. Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .
[4] Ming-Dou Ker,et al. Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-/spl mu/m silicide CMOS process , 2000, IEEE Journal of Solid-State Circuits.
[5] Tung-Yang Chen,et al. ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications , 2000, IEEE Journal of Solid-State Circuits.
[6] M. Ker. Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .
[7] Ming-Dou Ker,et al. ESD protection to overcome internal gate oxide damage on digital-analog interface of mixed-mode CMOS IC's , 1996 .
[8] R. N. Rountree,et al. Internal chip ESD phenomena beyond the protection circuit , 1988 .