论文信息 - A Charge-Transfer-Amplifier and an Encoded-Bus Architecture for Low-Power SRAM's

A Charge-Transfer-Amplifier and an Encoded-Bus Architecture for Low-Power SRAM's

This paper proposes and reports a low-power SRAM using a charge-transfer (CT) pre-sense amplifier and a bus signal encoding scheme. The CT amplifier overcomes the V/sub th/ relative difference between the pair MOS transistors, and thus reduces the input offset voltage. The encoded-bus scheme reduces the number of signals being switched to cut the capacitive load. These read-path dynamic circuits have eight-timings which a low-power DLL produces. The fabricated 0.35-/spl mu/m-rule 2k-by-16-bit SRAM operated at 50 MHz with the power dissipation of 5 mW at 1 V.

[1] Makoto Suzuki,et al. A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[2] Koichiro Ishibashi,et al. A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers , 1994 .

[3] T. Masuhara,et al. A 256K CMOS SRAM with variable impedance data-line loads , 1985, IEEE Journal of Solid-State Circuits.

[4] Tohru Mogami,et al. A 0.25-/spl mu/m CMOS 0.9-V 100-MHz DSP core , 1997 .

[5] Noriyuki Suzuki,et al. A 150 ns 16-Mb CMOS SRAM with interdigitated bit-line architecture , 1992 .

[6] Tetsuya Iizuka,et al. A 25-ns 1-Mbit CMOS SRAM with loading-free bit lines , 1987 .

[7] S. Kawashima,et al. A 46-ns 1-Mbit CMOS SRAM , 1988 .

[8] Koichiro Ishibashi,et al. A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier , 1992 .

[9] L. G. Heller,et al. High sensitivity charge-transfer sense amplifier , 1975 .

[10] Evert Seevinck,et al. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .

[11] Masayoshi Sasaki,et al. A 9-ns 16-Mb CMOS SRAM with offset-compensated current sense amplifier , 1993 .

[12] H. Shinohara,et al. A divided word-line structure in the static RAM and its application to a 64K full CMOS RAM , 1983, IEEE Journal of Solid-State Circuits.