High energy efficient ultra-low voltage SRAM design: Device, circuit, and architecture

High energy efficient ultra-low voltage SRAMs play a key role in many emerging ultra-low power applications. However, design of SRAMs for reliable ultra-low voltage operation is challenging due to various problems. In this paper, we explore various ultra-low voltage SRAM design techniques for improving energy efficiency. Effect of MTCMOS on energy efficiency improvement, circuit techniques for ultra-low voltage operation, and architectural considerations will be presented.

[1]  Ching-Te Chuang,et al.  Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Kaushik Roy,et al.  Ultra-low-power DLMS adaptive filter for hearing aid applications , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Zhi-Hui Kong,et al.  CMOS-MEMS capacitive sensors for intra-cranial pressure monitoring: Sensor fabrication & system design , 2012, 2012 International SoC Design Conference (ISOCC).

[4]  Kiat Seng Yeo,et al.  An optimum RF link for implantable devices with rectification of transmission errors , 2012, 2012 International SoC Design Conference (ISOCC).