ESD reliability building in 0.25 μm 60-V p-channel LDMOS DUTs with different embedded SCRs
暂无分享,去创建一个
In order to effectively improve the ESD capability of a p-channel lateral-diffused MOS device, we aimed at the anti-ESD protection capability of the different layout types in the drain-side for the 0.25-μm 60-V high voltage p-channel LDMOS devices. Here, a drain-side pnp arranged-type in a pLDMOS-SCR parasitic structure is used to investigate the layout placement effect. At first, the layout type of P+ region is continuous extended into the drain-side. Secondly, the layout type of P+ region are changed by some discrete-distributed areas into the drain-side. From TLP experimental results, we can find that the layout type of discrete-distributed type in the drain-side have a better ESD capability than the continuous extended type, then the secondary breakdown current (It2) value can be achieved above 7 A. However, the holding voltage (Vh) of the continuous extended type shows an escalating trend, so it can be having higher latch-up immunity.
[1] Marise Bafleur,et al. Combined MOS–IGBT–SCR Structure for a Compact High-Robustness ESD Power Clamp in Smart Power SOI Technology , 2014, IEEE Transactions on Device and Materials Reliability.
[2] Ming-Dou Ker,et al. Self-protected LDMOS output device with embedded SCR to improve ESD robustness in 0.25-μm 60-V BCD process , 2013, 2013 International Symposium on Next-Generation Electronics.