Radiation hardened by design techniques to reduce single event transient pulse width based on the physical mechanism

Abstract The impact of the source on single event transient (SET) is studied for the balanced two-transistor inverter by a novel simulation structure in a 90 nm twin-well bulk CMOS technology. Due to the significantly distinct mechanism of single event change collection in PMOS and NMOS, the source, which is beneficial to broadening P-hit SET pulse width ( W SET ) but reducing N-hit W SET , plays a different role in SET production. Based on these different source roles, different radiation hardened by design (RHBD) methods are proposed to reduce W SET for PMOS and NMOS, respectively. The simulation results show that the proposed RHBD methods can remarkably reduce W SET .

[1]  B.L. Bhuva,et al.  Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.

[2]  W. T. Holman,et al.  Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes , 2007, IEEE Transactions on Nuclear Science.

[3]  B L Bhuva,et al.  Independent Measurement of SET Pulse Widths From N-Hits and P-Hits in 65-nm CMOS , 2010, IEEE Transactions on Nuclear Science.

[4]  B.L. Bhuva,et al.  RHBD techniques for mitigating effects of single-event hits using guard-gates , 2005, IEEE Transactions on Nuclear Science.

[5]  J. Melinger,et al.  Investigation of the Propagation Induced Pulse Broadening (PIPB) Effect on Single Event Transients in SOI and Bulk Inverter Chains , 2008, IEEE Transactions on Nuclear Science.

[6]  G. Wirth,et al.  Single Event Transients in Logic Circuits—Load and Propagation Induced Pulse Broadening , 2008, IEEE Transactions on Nuclear Science.

[7]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[8]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[9]  B. Narasimham,et al.  The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35 $\mu$ m , 2006, IEEE Transactions on Nuclear Science.

[10]  B.L. Bhuva,et al.  Laser Verification of Charge Sharing in a 90 nm Bulk CMOS Process , 2009, IEEE Transactions on Nuclear Science.

[11]  B. Narasimham,et al.  Quantifying the Effect of Guard Rings and Guard Drains in Mitigating Charge Collection and Charge Spread , 2008, IEEE Transactions on Nuclear Science.

[12]  peixiong zhao,et al.  Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes , 2010, IEEE Transactions on Nuclear Science.

[13]  B L Bhuva,et al.  The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.