System-level power optimization

More features and higher bandwidth needed for new mobile services consume more power than battery technology can provide. Higher performance in information processing produces more heat than cooling technology can dissipate. These trends require power aware design methodologies throughout the entire design. The largest impact on the power consumption can be achieved at the system level where the algorithms and the system architecture are defined. In this contribution we present a system-level design flow and respective EDA support tools for low power designs. We analyze the requirements for such a design technology, which shifts more responsibility to the system architect. We exemplify this approach with a design flow for low power systems. The architecture of a power estimation tool is presented, which is capable to guide the designer in system level and architecture level decisions in the pre-implementation phase. The effectiveness of the approach is demonstrated through some use cases.

[1]  Eike Schmidt,et al.  Automatic nonlinear memory power modelling , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Eike Schmidt,et al.  Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Philip E. Ross.  Beat the heat , 2004, IEEE Spectrum.

[4]  Eike Schmidt,et al.  System level optimization and design space exploration for low power , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[5]  Eike Schmidt,et al.  Power Macro-Modelling for Firm-Macro , 2000, PATMOS.

[6]  D. Helms,et al.  Binding, Allocation and Floorplanning in Low Power High-Level Synthesis , 2003, ICCAD 2003.

[7]  Niraj K. Jha,et al.  Fast high-level power estimation for control-flow intensive designs , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[8]  Niraj K. Jha,et al.  Interconnect-aware high-level synthesis for low power , 2002, ICCAD 2002.

[9]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[10]  Domenik Helms,et al.  High-Level Power Estimation and Analysis , 2004 .

[11]  J. Cortadella,et al.  Scheduling and resource binding for low power , 1995 .

[12]  Manfred Glesner,et al.  Moment-Based Power Estimation in Very Deep Submicron Technologies , 2003, ICCAD 2003.

[13]  Domenik Helms,et al.  Interconnect Driven Low Power High-Level Synthesis , 2003, PATMOS.

[14]  Niraj K. Jha,et al.  Behavioral synthesis for low power , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[15]  Majid Sarrafzadeh,et al.  Simultaneous scheduling, binding and floorplanning for interconnect power optimization , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).