4-phase resettable quasi-adiabatic flip-flops and sequential circuit design

Resettable adiabatic flip-flops are essential in the design of adiabatic counters, thus, a comprehensive study for IECRL, PFAL and EACRL 4-phase quasi-adiabatic logic families have been done in this paper. In addition, a new resettable quasi-adiabatic flip-flop circuit is proposed for each of them. Using the non-resettable and the proposed resettable adiabatic flip-flops, a practical sequential circuit comprising of a 2-bit twisted ring counter is designed and the energy consumption, for four distinct states, at different ramping times is measured. The simulation results show that the energy consumption of the resettable counter is comparable with its non-resettable counterparts. Moreover, amongst the adiabatic logic used, the PFAL based implementation of both the non-resettable and the resettable counters exhibits the least energy consumption at all ramping times.

[1]  L. Varga,et al.  An efficient adiabatic charge-recovery logic , 2001, Proceedings. IEEE SoutheastCon 2001 (Cat. No.01CH37208).

[2]  K. T. Lau,et al.  Pass-transistor adiabatic logic with NMOS pull-down configuration , 1998 .

[3]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[4]  Anantha P. Chandrakasan,et al.  Low-Power CMOS Design , 1997 .

[5]  Jianping Hu,et al.  Adiabatic Two-Phase CPAL Flip-Flops Operating on Near-Threshold and Super-Threshold Regions , 2011 .

[6]  Roberto Saletti,et al.  Simple model for positive-feedback adiabatic logic power consumption estimation , 2000 .

[7]  Jianping Hu,et al.  Near-threshold adiabatic flip-flops based on PAL-2N circuits in nanometer CMOS processes , 2010, 2010 Second Pacific-Asia Conference on Circuits, Communications and System.

[8]  D. J. Willingham,et al.  Asynchrobatic logic for low-power VLSI design , 2010 .

[9]  Jianping Hu,et al.  Near-threshold sequential circuits using Improved Clocked Adiabatic Logic in 45nm CMOS processes , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[10]  Giuseppe Iannaccone,et al.  Variations of the Power Dissipation in Adiabatic Logic Gates , 2011 .

[11]  K. Sivani,et al.  A novel approach for power-gating technique with Improved Efficient Charge Recovery Logic , 2014, 2014 International Conference on Smart Electric Grid (ISEG).

[12]  Roberto Saletti,et al.  Ultralow-power adiabatic circuit semi-custom design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[14]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[15]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..