On the Reliability of Computational Structures Using Majority Logic

The importance of the reliability of majority-based structures stems from their use in both conventional fault-tolerant architectures and emerging nanoelectronic systems. In this paper, analytical models are developed in order to gain a better understanding of the reliability of majority logic in these contexts. A minimally biased input scenario for N-input majority gates ( N odd) occurs when only a minimal majority of the inputs are in consensus. In a tree of gates with these inputs, this paper determines 1) that any nonzero error rate of the majority gates and/or of its initial inputs will result in an unreliable output and 2) that the use of majority gates with a larger number of inputs leads to a less reliable structure. These results are extended to N-input minority gates for odd N. Although these findings are based on tree structures, their implications to circuit design are explored by investigating several fault-tolerant and nanoelectronic architectures. The simulation results show that the increased probability of error in nanoscale devices may impose serious constraints on the reliability of emerging nanoelectronic circuits, as well as their fault-tolerant counterparts. The worst case reliability must be accounted for in a fault-tolerant design to ensure reliable operation.

[1]  Chris Winstead.  C-element multiplexing for fault-tolerant logic circuits , 2009 .

[2]  J. Neumann.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[3]  Jianbo Gao,et al.  Toward hardware-redundant, fault-tolerant logic for nanoelectronics , 2005, IEEE Design & Test of Computers.

[4]  S. Bhanja,et al.  Probabilistic Modeling of QCA Circuits Using Bayesian Networks , 2006, IEEE Transactions on Nanotechnology.

[5]  Daniel P. Siewiorek,et al.  Reliable Computer Systems: Design and Evaluation, Third Edition , 1998 .

[6]  Leonard J. Schulman,et al.  On the maximum tolerable noise of k-input gates for reliable computation by formulas , 2003, IEEE Trans. Inf. Theory.

[7]  Hao Chen,et al.  Reliability evaluation of logic circuits using probabilistic gate models , 2011, Microelectron. Reliab..

[8]  V. Beiu,et al.  On single-electron technology full adders , 2004, IEEE Transactions on Nanotechnology.

[9]  Chris J. Myers,et al.  The Design of a Genetic Muller C-Element , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[10]  Robert S. Swarz,et al.  Reliable Computer Systems: Design and Evaluation , 1992 .

[11]  Peter M. Kogge,et al.  It's all about the signal routing: understanding the reliability of qca circuits and systems , 2009 .

[12]  F. Martorell,et al.  Fault tolerant structures for nanoscale gates , 2007, 2007 7th IEEE Conference on Nanotechnology (IEEE NANO).

[13]  Tetsuya Asai,et al.  A majority-logic device using an irreversible single-electron box , 2003 .

[14]  Peter M. Kogge,et al.  System Reliabilities When Using Triple Modular Redundancy in Quantum-Dot Cellular Automata , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[15]  J.A.B. Fortes,et al.  Bifurcations and fundamental error bounds for fault-tolerant computations , 2005, IEEE Transactions on Nanotechnology.

[16]  Falk Unger.  Noise Threshold for Universality of Two-Input Gates , 2007, IEEE Transactions on Information Theory.

[17]  P. D. Tougaw,et al.  A device architecture for computing with quantum dots , 1997, Proc. IEEE.

[18]  Yusuf Leblebici,et al.  Optimization of Nanoelectronic Systems Reliability Under Massive Defect Density Using Distributed R-fold Modular Redundancy (DRMR) , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[19]  Wei Wang,et al.  Quantum-dot cellular automata adders , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[20]  S. Roy,et al.  Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures , 2005, IEEE Transactions on Nanotechnology.

[21]  Bruce E. Hajek,et al.  On the maximum tolerable noise for reliable computation by formulas , 1991, IEEE Trans. Inf. Theory.

[22]  A Imre,et al.  Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata , 2006, Science.

[23]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[24]  Peter M. Kogge,et al.  Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer Matrices , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Valeriu Beiu,et al.  Serial Addition: Locally Connected Architectures , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  Mehdi Baradaran Tahoori,et al.  Defects and faults in quantum cellular automata at nano scale , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[27]  Walid Ibrahim,et al.  How much input vectors affect nano-circuit's reliability estimates , 2009, 2009 9th IEEE Conference on Nanotechnology (IEEE-NANO).

[28]  Valeriu Beiu,et al.  What von Neumann Did Not Say About Multiplexing Beyond Gate Failures - The Gory Details , 2007, IWANN.

[29]  K.L. Wang,et al.  Spin Wave Magnetic NanoFabric: A New Approach to Spin-Based Logic Circuitry , 2008, IEEE Transactions on Magnetics.

[30]  Sandeep K. Shukla,et al.  NANOLAB-a tool for evaluating reliability of defect-tolerant nanoarchitectures , 2005 .

[31]  V. Beiu,et al.  On the Reliability of Majority Gates Full Adders , 2008, IEEE Transactions on Nanotechnology.

[32]  Y. Leblebici,et al.  Optimization of nanoelectronic systems' reliability under massive defect density using cascaded R-fold modular redundancy. , 2008, Nanotechnology.

[33]  Stamatis Vassiliadis,et al.  A linear threshold gate implementation in single electron technology , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[34]  Jie Han,et al.  A system architecture solution for unreliable nanoelectronic devices , 2002 .