A Fast Timing-Accurate MPSoC HW / SW Co-Simulation Platform based on a Novel Synchronization Scheme

Fast and accurate full-system simulation is needed for MPSoC design space exploration to achieve tight time-to-market design goals. In the field of full-system simulation, transaction level modeling with SystemC and traditional instruction set simulators (e.g. M5) based on C/C++ have their own advantages, separately. In this paper, a novel method for synchronizing M5 and SystemC modules is proposed to achieve fast and timing-accurate co-simulation. This method adopts event-driven scheduling and object-oriented programming technology. With this method, an MPSoC full-system co-simulation platform, which allows modeling the architecture at multiple levels of abstraction, is presented. The fast abstract model of M5 and timing-accurate model of SystemC has been used for hardware framework. On the other hand, a lightweight MPI library is implemented for communication of software applications. The simulation result shows that the novel scheme can obtain a fast simulation speed with no expense on simulation precision. Additionally a parallel MUSIC algorithm is designed which evaluates the validation of the MPSoC platform.

[1]  Franco Fummi,et al.  A HW/SW co-simulation framework for the verification of multi-CPU systems , 2008, 2008 IEEE International High Level Design Validation and Test Workshop.

[2]  Alain Greiner,et al.  A Generic Instruction Set Simulator API for Timed and Untimed Simulation and Debug of MP2-SoCs , 2009, 2009 IEEE/IFIP International Symposium on Rapid System Prototyping.

[3]  Luigi Carro,et al.  Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264 , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[4]  D. Lattard,et al.  A flexible modeling and simulation framework for Design Space Exploration , 2008, 2008 International Symposium on System-on-Chip.

[5]  Luca Benini,et al.  Legacy SystemC co-simulation of multi-processor systems-on-chip , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Eric Cheung,et al.  Fast and accurate performance simulation of embedded software for MPSoC , 2009, 2009 Asia and South Pacific Design Automation Conference.

[7]  Rainer Leupers,et al.  MAPS: An integrated framework for MPSoC application parallelization , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[8]  El-Bay Bourennane,et al.  TLM Platform Based on SystemC for STARSoC Design Space Exploration , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[9]  Anju Vyas.  Print , 2003 .

[10]  Ronald G. Dreslinski,et al.  The M5 Simulator: Modeling Networked Systems , 2006, IEEE Micro.

[11]  Oscar Castillo,et al.  Proceedings of the International MultiConference of Engineers and Computer Scientists 2007, IMECS 2007, March 21-23, 2007, Hong Kong, China , 2007, IMECS.

[12]  S. Boukhechem,et al.  TLMCO-simulation for an open source MPSOC platform under STARSoC environment , 2008, 2008 International Symposium on System-on-Chip.