BiCMOS circuit technology for a high speed SRAM

BiCMOS technology is necessary to develop a large capacity SRAM with a high operating speed approximating that of a bipolar ECL RAM. Conventional BiCMOS circuits(1) can not obtain high speed operation as bipolar circuits, because the logic swing and circuit stages are large. However, using conventional bipolar circuits for the SRAM peripheral circuits results in large power dissipation. In this paper, a high speed and low power decoder with bipolar logic circuits and a high speed BiCMOS multiplexer with an emitter follower for the data line driver are proposed.

[1]  H. Momose,et al.  A high-speed 64K CMOS RAM with bipolar sense amplifiers , 1984, IEEE Journal of Solid-State Circuits.

[2]  H. Momose,et al.  1.0-/spl mu/m n-Well CMOS/Bipolar Technology , 1985, IEEE Journal of Solid-State Circuits.

[3]  Makoto Suzuki,et al.  A 7ns/350mW 64K ECL compatible RAM , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  E. Hudson,et al.  An ECL compatible 4K CMOS RAM , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  J. A. Narud,et al.  Characterization of integrated logic circuits , 1964 .

[6]  Yoji Nishio,et al.  High‐speed logic circuits combining bipolar and CMOS technology , 1986 .

[7]  Masanori Odaka,et al.  13-ns, 500-mW, 64-kbit ECL RAM using Hi-BiCMOS technology , 1986 .

[8]  T. Ikeda,et al.  High speed BiCMOS VLSI technology with buried twin well structure , 1985, 1985 International Electron Devices Meeting.

[9]  Takakuni Douseki,et al.  A high‐speed SRAM using BICMOS technology , 1988 .