Differential and pass-transistor CMOS logic for high performance systems
暂无分享,去创建一个
[1] L. Heller,et al. Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] Makoto Suzuki,et al. A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .
[3] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .
[4] C. M. Lee,et al. High-speed compact circuits with CMOS , 1982 .
[5] T.H. Lee,et al. A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[6] Soha Hassoun,et al. A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..
[7] Gilbert Wolrich,et al. A 300-MHz 64-b quad-issue CMOS RISC microprocessor , 1995 .
[8] David L. Pulfrey,et al. Design procedures for differential cascode voltage switch circuits , 1986 .
[9] Christer Svensson,et al. A true single-phase-clock dynamic CMOS circuit technique , 1987 .
[10] Yasuhiko Sasaki,et al. Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.
[11] David L. Pulfrey,et al. A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .
[12] R. Engelbrecht,et al. DIGEST of TECHNICAL PAPERS , 1959 .
[13] Yasuhiko Sasaki,et al. Lean integration: achieving a quantum leap in performance and cost of logic LSIs , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[14] Takayasu Sakurai,et al. A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.