CMOS varactor model extraction up to 110 GHz

This paper presents S-parameter based varactor model extraction in 90 nm CMOS process. The model has been extracted for different tuning voltages from tank circuit measurement results up to 110 GHz. Two tank circuits with different varactor sizes are realized and measured. The varactor sizes are scaled to have the resonant frequencies of the tank around 50 GHz and 60 GHz. Also, additional on-chip passive test structures have been realized and measured to extract the model of the feeding structure (probing pads and transmission line) and the inductors. Finally the modeled varactors are utilized in the simulation of the tanks. The comparison between simulation and measurement of the tank circuits showed a good accuracy validating the extracted model up to 110 GHz.

[1]  S.P. Voinigescu,et al.  165-GHz Transceiver in SiGe Technology , 2008, IEEE Journal of Solid-State Circuits.

[2]  Judith Maget,et al.  A physical model of a CMOS varactor with high capacitance tuning range and its application to simulate a voltage controlled oscillator , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).

[3]  M.J. Deen,et al.  Systematic design and development procedures for a successful CMOS LNA implementation , 2008, 2008 Asia-Pacific Microwave Conference.

[4]  G. Boeck,et al.  A 60 GHz SiGe HBT Chip Set , 2008, 2008 European Microwave Integrated Circuit Conference.

[5]  A.M. Niknejad,et al.  Modeling of passive elements with ASITIC , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[6]  A. Babakhani,et al.  A 77-GHz Phased-Array Transceiver With On-Chip Antennas in Silicon: Transmitter and Local LO-Path Phase Shifting , 2006, IEEE Journal of Solid-State Circuits.

[7]  C. McAndrew,et al.  A physically based, scalable MOS varactor model and extraction methodology for RF applications , 2005, IEEE Transactions on Electron Devices.