Application of compact HCI model to prediction of process effect in 28FDSOI technology

A comprehensive study of HC reliability and process change variation for submicron fully depleted Silicon On Insulator (FDSOI) MOSFET's is presented. The different process variation within the FDSOI technology and their impact on HC degradation are examined (i.e. channel length L, Source/Drain resistance RSD, oxide thickness Tox, lightly-doped drain LDD). In order to prove its consistence, our energy driven model recently presented will be applied to the different process changes.

[1]  E. Crabbé,et al.  NBTI-channel hot carrier effects in PMOSFETs in advanced CMOS technologies , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.

[2]  K. Y. Lim,et al.  A physically-based semi-empirical series resistance model for deep-submicron MOSFET I-V modeling , 2000 .

[3]  S.E. Rauch,et al.  The energy-driven paradigm of NMOSFET hot-carrier effects , 2005, IEEE Transactions on Device and Materials Reliability.

[4]  V. Huard,et al.  Hot-Carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature , 2009, 2009 IEEE International Reliability Physics Symposium.

[5]  E. Seebacher,et al.  Interface states charges as a vital component for hc degradation modeling. , 2010 .

[6]  Esteve Amat,et al.  Gate Voltage Influence on the Channel Hot-Carrier Degradation of High-$k$ -Based Devices , 2011, IEEE Transactions on Device and Materials Reliability.

[7]  M. Rafik,et al.  Interaction between BTI and HCI degradation in High-K devices , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[8]  X. Federspiel,et al.  New Hot Carrier degradation modeling reconsidering the role of EES in ultra short N-channel MOSFETs , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  X. Federspiel,et al.  Energy-driven Hot-Carrier model in advanced nodes , 2014, 2014 IEEE International Reliability Physics Symposium.