Integrated switched-capacitor voltage doubler with clock transition periods boosting and transfer blocking techniques

In this paper, a CMOS switched-capacitor voltage doubler is proposed. It employs the techniques of clock synchronization and charge transfer blocking to minimize the reversion loss. The clock transition period detection and boosting circuit modules allow continuous charge action to the output node, which significantly improves operation performances. The proposed voltage doubler was designed using IBM 180nm CMOS process, with a 1.2V supply voltage. Under no-load condition, it achieves 99.92% of ideal voltage level with 8mV voltage ripple, while consuming only 9.6µW of quiescent power. With a load ranging from 20kΩ to 200kΩ, the up-conversion ratio performs 45% better than the prior arts.

[1]  Klaas Hoen,et al.  Analysis and Design of a Charge Pump Circuit for High Output Current Applications , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[2]  Eiji Takeda,et al.  An experimental 1.5-V 64-Mb DRAM , 1991 .

[3]  Christian Falconi,et al.  High light-load efficiency charge pumps , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Chi-Ying Tsui,et al.  High efficiency cross-coupled doubler with no reversion loss , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  Dongsheng Ma,et al.  Design and optimization of integrated low-voltage low-power monolithic CMOS charge pumps , 2008, 2008 International Symposium on Power Electronics, Electrical Drives, Automation and Motion.

[6]  Shyh-Jye Jou,et al.  Low switching noise and load-adaptive output buffer design techniques , 2001 .

[7]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[8]  A. Matsuzawa,et al.  An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  Paul R. Gray,et al.  A 10-bit, 20-MS/s, 35-mW pipeline A/D converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[10]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[11]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[12]  Young-Hyun Jun,et al.  CMOS Charge Pump With Transfer Blocking Technique for No Reversion Loss and Relaxed Clock Timing Restriction , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[13]  Dongsheng Ma,et al.  Integrated interleaving SC power converters with analog and digital control schemes for energy-efficient microsystems , 2010 .

[14]  Dongsheng Ma,et al.  Low-Ripple CMOS Switched-Capacitor Power Converter With Closed-Loop Interleaving Regulation , 2006, IEEE Custom Integrated Circuits Conference 2006.