An array-based circuit for characterizing latent Plasma-Induced Damage

An array-based Plasma-Induced Damage (PID) characterization circuit with various antenna structures is proposed for efficient collection of massive PID breakdown statistics. The proposed circuit reduces the stress time and test area by a factor proportional to the number of Devices Under Test (DUTs). Measured Weibull statistics from a 12-24 array implemented in 65nm show that DUTs with plate type antennas have a shorter lifetime compared to their fork type counterparts suggesting greater PID effect during the plasma ashing process.

[2]  A. Martin,et al.  Fast Wafer Level Reliability Monitoring: Quantification of Plasma-Induced Damage Detected on Productive Hardware , 2009, IEEE Transactions on Device and Materials Reliability.

[3]  J. Gambino,et al.  Ultra-thin Gate Dielectric Plasma Charging Damage in SOI Technology , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[4]  Tiao-Yuan Huang,et al.  A Comprehensive Model for Plasma Damage Enhanced Transistor Reliability Degradation , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  Terence B. Hook,et al.  Detection of thin oxide (3.5 nm) dielectric degradation due to charging damage by rapid-ramp breakdown , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[6]  A. Scarpa,et al.  Strategies to cope with plasma charging damage in design and layout phases , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..

[7]  John Keane,et al.  An array-based Chip Lifetime Predictor macro for gate dielectric failures in core and IO FETs , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[8]  W. Maly,et al.  Identification of plasma-induced damage conditions in VLSI designs , 2000 .