Register file reliability enhancement through adjacent narrow-width exploitation
暂无分享,去创建一个
[1] Shunsuke Okumura,et al. A Dependable SRAM with 7T/14T Memory Cells , 2009, IEICE Trans. Electron..
[2] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.
[3] Shuai Wang,et al. On the Exploitation of Narrow-Width Values for Improving Register File Reliability , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Shunsuke Okumura,et al. Bit error and soft error hardenable 7T/14T SRAM with 150-nm FD-SOI process , 2011, 2011 International Reliability Physics Symposium.
[5] Mahmut T. Kandemir,et al. Increasing register file immunity to transient errors , 2005, Design, Automation and Test in Europe.
[6] Wei Zhang,et al. An Area-Efficient Approach to Improving Register File Reliability against Transient Errors , 2007, 21st International Conference on Advanced Information Networking and Applications Workshops (AINAW'07).
[7] Shunsuke Okumura,et al. Quality of a Bit (QoB): A New Concept in Dependable SRAM , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).
[8] Osman S. Unsal,et al. JSRAM: A Circuit-Level Technique for Trading-Off Robustness and Capacity in Cache Memories , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.
[9] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[10] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[11] Shuai Wang,et al. In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability , 2006, International Conference on Dependable Systems and Networks (DSN'06).
[12] Robert Baumann,et al. Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.