论文信息 - An ultralow power CMOS/SIMOX programmable counter LSI

An ultralow power CMOS/SIMOX programmable counter LSI

We designed and fabricated an extremely low-power CMOS/SIMOX programmable counter large scale integrated circuits (LSI) for high-speed phase-locked loop (PLL) frequency synthesizer applications. This was to verify the potential usefulness of ultrathin-film 0.24-/spl mu/m-gate CMOS/SIMOX process technology for creating an extremely low-power LSI containing high-speed circuits operating at frequencies of at least 1 GHz and at low supply voltages. While operating at up to 2.2 GHz and consuming only 4.5 mW at 1.5 V, it is capable of 4-GHz performance with power consumption of 19 mW at 2.5 V. Even at a low supply voltage of 1.5 V, high input-sensitivity was also achieved in the 1- to 2-GHz frequency range. These low-power and high input-sensitivity characteristics outperform those of state-of-the-art BiCMOS PLL LSIs.

Yuichi Kado | M. Harada | Toshiaki Tsuchiya | T. Ohno | K. Deguchi

[1] S. Nakashima,et al. Practical reduction of dislocation density in SIMOX wafers , 1990 .

[2] Akira Toriumi,et al. Inverter performance of 0.10 /spl mu/m CMOS operating at room temperature , 1994 .

[3] D. Stolfa,et al. A Single-chip, 1.2 Ghz, PLL frequency synthesizer Using Reduced Capacitance, dual gate, BiCMOS technology , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[4] H.-I. Cong,et al. Multigigahertz CMOS dual-modulus prescaler IC , 1988 .

[5] Yuichi Kado,et al. Enhanced performance of multi-GHz PLL LSIs using sub-1/4-micron gate ultrathin film CMOS/SIMOX technology with synchrotron X-ray lithography , 1993, Proceedings of IEEE International Electron Devices Meeting.

[6] T. J. Gabara,et al. A 9 Gbit/s bandwidth multiplexer/demultiplexer CMOS chip , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[7] T. Tsuchiya,et al. Experimental 0.25-/spl mu/m-gate fully depleted CMOS/SIMOX process using a new two-step LOCOS isolation technique , 1995 .

[8] M. Suzuki,et al. 3.2 GHz, 0.2 mu m gate CMOS 1/8 dynamic frequency divider , 1990 .

[9] Yasuhisa Omura,et al. A 1-GHz/0.9-mW CMOS/SIMOX divide-by-128/129 dual-modulus prescaler using a divide-by-2/3 synchronous counter , 1993 .

[10] M. Kakumu,et al. Design Methodology Of Deep Submicron CMOS Devices For 1V Operation , 1993, Symposium 1993 on VLSI Technology.