Monolithic 3D Integrated Circuits

3D IC's promise to solve the 2D communication bottleneck, and enable the integration of heterogeneous materials, devices and systems. There are at least three approaches to realize 3D IC's : chip stacking, wafer stacking and full monolithic integration. Each approach is at a different level of maturity and offers various degree of improvement. This paper will focus on the monolithic 3D approach, which offers a high density of device-dimension vertical interconnects and thereby facilitates the optimal assembly of transistors and interconnects in a 3D volume. The performance advantages of such a technology are demonstrated with a 3D-FPGA. Technology challenges of monolithic approach are discussed.

[1]  Vaughn Betz,et al.  The Stratix II logic and routing architecture , 2005, FPGA '05.

[2]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  S. Chou,et al.  Imprint Lithography with 25-Nanometer Resolution , 1996, Science.

[4]  Low Energy Field-Programmable Gate Array , .

[5]  Zheng Wang,et al.  Resistive Switching Mechanism in Zn x Cd 1−x S Nonvolatile Memory Devices , 2007 .

[6]  P. Griffin,et al.  Integration of Germanium-on-Insulator and Silicon MOSFETs on a Silicon Substrate , 2006, IEEE Electron Device Letters.

[7]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Qiangfei Xia,et al.  Nano-graphoepitaxy of semiconductors for 3D integration , 2007 .

[9]  Zheng Wang,et al.  Nonvolatile SRAM Cell , 2006, 2006 International Electron Devices Meeting.