An analog silicon retina with multichip configuration

The neuromorphic silicon retina is a novel analog very large scale integrated circuit that emulates the structure and the function of the retinal neuronal circuit. We fabricated a neuromorphic silicon retina, in which sample/hold circuits were embedded to generate fluctuation-suppressed outputs in the previous study . The applications of this silicon retina, however, are limited because of a low spatial resolution and computational variability. In this paper, we have fabricated a multichip silicon retina in which the functional network circuits are divided into two chips: the photoreceptor network chip (P chip) and the horizontal cell network chip (H chip). The output images of the P chip are transferred to the H chip with analog voltages through the line-parallel transfer bus. The sample/hold circuits embedded in the P and H chips compensate for the pattern noise generated on the circuits, including the analog communication pathway. Using the multichip silicon retina together with an off-chip differential amplifier, spatial filtering of the image with an odd- and an even-symmetric orientation selective receptive fields was carried out in real time. The analog data transfer method in the present multichip silicon retina is useful to design analog neuromorphic multichip systems that mimic the hierarchical structure of neuronal networks in the visual system.

[1]  Joachim M. Buhmann,et al.  Distortion Invariant Object Recognition in the Dynamic Link Architecture , 1993, IEEE Trans. Computers.

[2]  Tobi Delbrück,et al.  Orientation-Selective aVLSI Spiking Neurons , 2001, NIPS.

[3]  Christof Koch,et al.  Vision Chips: Implementing Vision Algorithms with Analog VLSI Circuits , 1994 .

[4]  Tetsuya Yagi,et al.  A parallel analog intelligent vision sensor with a variable receptive field , 1999, Systems and Computers in Japan.

[5]  Akira Honda,et al.  Real Time Image Processing with an Analog Vision Chip System , 1999, Int. J. Neural Syst..

[6]  Massimo A. Sivilotti,et al.  Wiring considerations in analog VLSI systems, with application to field-programmable networks , 1992 .

[7]  P. W. Fry,et al.  Fixed-pattern noise in photomatrices , 1970 .

[8]  I.E. Abdou,et al.  Quantitative design and evaluation of enhancement/thresholding edge detectors , 1979, Proceedings of the IEEE.

[9]  D J Field,et al.  Relations between the statistics of natural images and the response properties of cortical cells. , 1987, Journal of the Optical Society of America. A, Optics and image science.

[10]  Carver A. Mead,et al.  Analog VLSI Phototransduction by continuous-time, adaptive, logarithmic photoreceptor circuits , 1995 .

[11]  Misha A. Mahowald,et al.  An Analog VLSI System for Stereoscopic Vision , 1994 .

[12]  Giacomo Indiveri,et al.  Active vision using an analog VLSI model of selective attention , 2001 .

[13]  István Petrás,et al.  A bio-inspired two-layer mixed-signal flexible programmable chip for early vision , 2003, IEEE Trans. Neural Networks.

[14]  Gert Cauwenberghs,et al.  Learning on Silicon: Adaptive VLSI Neural Systems , 1999 .

[15]  Alireza Moini,et al.  Vision Chips , 1999 .

[16]  Tetsuya Yagi,et al.  The role of retinal bipolar cell in early vision: an implication with analogue networks and regularization theory , 1997, Biological Cybernetics.

[17]  Shih-Chii Liu,et al.  Temporal coding in a silicon network of integrate-and-fire neurons , 2004, IEEE Transactions on Neural Networks.

[18]  E. Fossum,et al.  CMOS active pixel image sensors for highly integrated imaging systems , 1997, IEEE J. Solid State Circuits.

[19]  Tomaso A. Poggio,et al.  Full-body person recognition system , 2003, Pattern Recognit..

[20]  Charles M. Higgins,et al.  A biologically inspired modular VLSI system for visual measurement of self-motion , 2002 .

[21]  Tetsuya Yagi,et al.  An analog VLSI chip emulating sustained and transient response channels of the vertebrate retina , 2003, IEEE Trans. Neural Networks.

[22]  Liang-Gee Chen,et al.  A single chip CMOS APS camera with direct frame difference output , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[23]  Guido Torelli,et al.  A single-chip optical sensor with analog memory for motion detection , 1995, IEEE J. Solid State Circuits.

[24]  Tetsuya Yagi,et al.  Image processing regularization filters on layered architecture , 1993, Neural Networks.

[25]  M. Miyamoto,et al.  Matched filter for DS-CDMA of up to 50 MChip/s based on sampled analog signal processing , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[26]  W. Sansen,et al.  Mismatch characterization of small size MOS transistors , 1995, Proceedings International Conference on Microelectronic Test Structures.

[27]  Tadashi Shibata,et al.  An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems , 2003, IEEE Trans. Neural Networks.

[28]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[29]  Bertram E. Shi,et al.  An ON-OFF orientation selective address event representation image transceiver chip , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Kwabena Boahen,et al.  A Retinomorphic Chip with Parallel Pathways: Encoding INCREASING, ON, DECREASING, and OFF Visual Signals , 2002 .

[31]  Tetsuya Yagi,et al.  Light-adaptive architectures for regularization vision chips , 1995, Neural Networks.

[32]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .

[33]  Seiji Kameda,et al.  A silicon retina system that calculates direction of motion , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[34]  Christopher J. Bishop,et al.  Pulsed Neural Networks , 1998 .

[35]  Kwabena Boahen,et al.  A retinomorphic chip with parallel pathways : encoding ON, OFF,INCREASING, and DECREASING visual signals , 2002 .

[36]  M Yamada,et al.  Effects of dopamine on spatial properties of horizontal cell responses in the carp retina. , 1988, Neuroscience research. Supplement : the official journal of the Japan Neuroscience Society.

[37]  Eric A. Vittoz,et al.  An integrated cortical layer for orientation enhancement , 1997 .

[38]  Gert Cauwenberghs,et al.  Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons , 2001, Neural Networks.

[39]  Andreas G. Andreou,et al.  Characterization of subthreshold MOS mismatch in transistors for VLSI systems , 1994, J. VLSI Signal Process..

[40]  T. Yagi,et al.  Dynamic model of dual layer neural network for vertebrate retina , 1989, International 1989 Joint Conference on Neural Networks.