A selective-epitaxial SiGe HBT with SMI electrodes featuring 9.3-ps ECL-gate delay

A selective-epitaxial SiGe base heterojunction bipolar transistor (HBT) with self-aligned stacked metal/IDP (SMI) electrodes is proposed. The SiGe-base structure, self-aligned to the 0.1-/spl mu/m-wide emitter, effectively reduces collector capacitance and SMI electrodes provide low parasitic resistances. A BPSG/SiO/sub 2/-refilled trench was introduced to reduce the substrate capacitance. A 9.3-ps delay time in a differential ECL ring oscillator was achieved.

[1]  J.M.C. Stork,et al.  Vertical profile optimization of very high frequency epitaxial Si- and SiGe-base bipolar transistors , 1993, Proceedings of IEEE International Electron Devices Meeting.

[2]  J.W. Slotboom,et al.  Selective-epitaxial base technology with 14 ps ECL-gate delay, for low power wide-band communication systems , 1995, Proceedings of International Electron Devices Meeting.

[3]  Katsuyoshi Washio,et al.  Self-aligned metal/IDP Si bipolar technology featuring 14 ps/70 GHz , 1995, Proceedings of International Electron Devices Meeting.

[4]  Katsuyoshi Washio,et al.  Self-Aligned Metal/IDP Si Bipolar Technology with 12-ps ECL and 45-GHz Dynamic Frequency Divider , 1996, ESSDERC '96: Proceedings of the 26th European Solid State Device Research Conference.

[5]  K. Aufinger,et al.  SiGe base bipolar technology with 74 GHz f/sub max/ and 11 ps gate delay , 1995, Proceedings of International Electron Devices Meeting.