MicroLET: A New SDNoC-Based Communication Protocol for ChipLET-Based Systems

Currently the industry moves to smaller process nodes even if the cost for yielding large dies continues to increase, moving to the 5nm and even 3nm nodes. Hence a chiplet-based design has been initiated and quickly gain attention from industry, academia and government agencies. This cutting edge approach became advantageous to break down a large die into smaller chiplets in order to improve yield and binning. In order to exploit this new approach the interconnect fabric connecting the nodes of the entire system should be of high importance to enable the properly distribution of the data. Each individual chiplet may contain its own local Network on Chip (NoC), which operates for intra-chiplet traffic. However the communication over chiplet-based systems is complicated enough, due to various routing algorithms and NoC topologies and an alternative solution is needed. In this paper we introduce an SDNoC(Software Define Network on Chip)-based communication protocol for chiplet-based systems, called MicroLET, which consists of a flexible and modular SDNoC architecture and 3 main phases: Handshake, Network Monitoring, Routing. An implementation of the SDNoC architecture and an evaluation of the proposed routing algorithm compared to the XY and the Odd-Even algorithms within different traffic scenarios is presented. Through the evaluation of the MicroLET protocol, it is proven that it could be a good candidate for the future chiplet-based systems.

[1]  R. Parra-Michel,et al.  Shifting the Network-on-Chip Paradigm towards a Software Defined Network Architecture , 2015, 2015 International Conference on Computational Science and Computational Intelligence (CSCI).

[2]  Soultana Ellinidou,et al.  SSPSoC: A Secure SDN-Based Protocol over MPSoC , 2019, Secur. Commun. Networks.

[3]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[4]  Azadeh Davoodi,et al.  Automatic die placement and flexible I/O assignment in 2.5D IC design , 2015, Sixteenth International Symposium on Quality Electronic Design.

[5]  Liu Cong,et al.  A configurable, programmable and software-defined network on chip , 2014, 2014 IEEE Workshop on Advanced Research and Technology in Industry Applications (WARTIA).

[6]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[7]  Jonatan Ostrometzky,et al.  SDNoC: Software defined network on a chip , 2017, Microprocess. Microsystems.

[8]  Niraj K. Jha,et al.  GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[9]  Sehat Sutardja,et al.  1.2 The future of IC design innovation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[11]  Ramón Parra-Michel,et al.  Software Defined Networks-on-Chip for multi/many-core systems: A performance evaluation , 2016, 2016 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS).

[12]  Nick McKeown,et al.  OpenFlow: enabling innovation in campus networks , 2008, CCRV.

[13]  Natalie D. Enright Jerger,et al.  Modular Routing Design for Chiplet-Based Systems , 2018, 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).

[14]  Alberto Scionti,et al.  Software defined Network-on-Chip for scalable CMPs , 2016, 2016 International Conference on High Performance Computing & Simulation (HPCS).

[15]  Subramanian S. Iyer,et al.  Heterogeneous Integration for Performance and Scaling , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[16]  Natalie D. Enright Jerger,et al.  Enabling interposer-based disintegration of multi-core processors , 2015, 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[17]  Soultana Ellinidou,et al.  A SDN solution for system-on-chip world , 2018, 2018 Fifth International Conference on Software Defined Systems (SDS).

[18]  C.C. Chen,et al.  A 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027um2 high density 6-T SRAM cell for mobile SoC applications , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[19]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[20]  Matthew Poremba,et al.  Design and Analysis of an APU for Exascale Computing , 2017, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).