High speed digital input buffer circuits
暂无分享,去创建一个
This paper illustrates design, fabrication and testing of novel differential high-speed digital input buffers. The delay of the proposed input buffers are nearly independent of power supply voltage and input signal amplitudes. The pulse shape of the output signal is highly symmetric which mitigates skew related errors
[1] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation , 1997 .
[2] Mel Bazes,et al. Two novel fully complementary self-biased CMOS differential amplifiers , 1991 .