Rebooting Computing: The Challenges for Test and Reliability

Today's computer architectures and semiconductor technologies are facing major challenges making them incapable to deliver the required features (such as computer efficiency) for emerging applications. Alternative architectures are being under investigation in order to continue deliver sustainable benefits for the foreseeable future society at affordable cost. These architectures are not only changing the traditional computing paradigm (e.g., in terms of programming models, compilers, circuit design), but also setting up new challenges and directions on the way these architectures should be tested to guarantee the required quality and reliability levels. This paper highlights the major open questions regarding test and reliability of three emerging computing paradigms being approximate computing, computation-in-memory and neuromorphic computing.

[1]  Said Hamdioui,et al.  Testing Resistive Memories: Where are We and What is Missing? , 2018, 2018 IEEE International Test Conference (ITC).

[2]  Olivier Bichler,et al.  Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction , 2011, 2011 International Electron Devices Meeting.

[3]  Jintao Yu,et al.  Memristive devices for computation-in-memory , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  D. Querlioz,et al.  Immunity to Device Variations in a Spiking Neural Network With Memristive Nanodevices , 2013, IEEE Transactions on Nanotechnology.

[5]  Said Hamdioui,et al.  Testing Address Decoder Faults in Two-Port Memories: Fault Models, Tests, Consequences of Port Restrictions, and Test Strategy , 2000, J. Electron. Test..

[6]  Xinnan Lin,et al.  Modeling and test for parasitic resistance and capacitance defects in PCM , 2013, 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings.

[7]  Ru Huang,et al.  Improvement of HfOx-Based RRAM Device Variation by Inserting ALD TiN Buffer Layer , 2018, IEEE Electron Device Letters.

[8]  Luca Benini,et al.  Applications of Computation-In-Memory Architectures based on Memristive Devices , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Yoshua Bengio,et al.  Gradient-based learning applied to document recognition , 1998, Proc. IEEE.

[10]  Jorg Henkel,et al.  Heterogeneous Approximate Multipliers: Architectures and Design Methodologies , 2019, Approximate Circuits.

[11]  Cong Xu,et al.  Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  B. DeSalvo,et al.  Resistive memory variability: A simplified trap-assisted tunneling model , 2016 .

[13]  Gert Cauwenberghs,et al.  Neuromorphic Silicon Neuron Circuits , 2011, Front. Neurosci.

[14]  Said Hamdioui,et al.  Detecting faults in the peripheral circuits and an evaluation of SRAM tests , 2004 .

[15]  Stephan Wong,et al.  Memristive Device Based Circuits for Computation-in-Memory Architectures , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[16]  L. Goux,et al.  Intrinsic switching variability in HfO2 RRAM , 2013, 2013 5th IEEE International Memory Workshop.

[17]  Jie Han,et al.  Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).

[18]  Mounir Benabdenbi,et al.  Test and reliability in approximate computing , 2017 .

[19]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[20]  Said Hamdioui,et al.  DfT schemes for resistive open defects in RRAMs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[21]  Gert Cauwenberghs,et al.  Memristor for computing: Myth or reality? , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[22]  L. Goux,et al.  Improvement of data retention in HfO2/Hf 1T1R RRAM cell under low operating current , 2013, 2013 IEEE International Electron Devices Meeting.

[23]  Daniele Ielmini,et al.  Resistive switching memories based on metal oxides: mechanisms, reliability and scaling , 2016 .

[24]  Paolo Prinetto,et al.  Challenges and Solutions in Emerging Memory Testing , 2019, IEEE Transactions on Emerging Topics in Computing.

[25]  Arijit Raychowdhury,et al.  Test challenges in embedded STT-MRAM arrays , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).

[26]  Henk Corporaal,et al.  Memristor based computation-in-memory architecture for data-intensive applications , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Alberto Bosio,et al.  Exploring the inherent fault tolerance of successive approximation algorithms under laser fault injection , 2018, 2018 IEEE 19th Latin-American Test Symposium (LATS).

[28]  Alberto Bosio,et al.  ARFT: An Approximative Redundant Technique for Fault Tolerance , 2018, 2018 Conference on Design of Circuits and Integrated Systems (DCIS).

[29]  Scott A. Mahlke,et al.  In-Memory Data Parallel Processor , 2018, ASPLOS.

[30]  Alberto Bosio,et al.  Performances VS Reliability: how to exploit Approximate Computing for Safety-Critical applications , 2018, 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS).

[31]  Dhananjay S. Phatak,et al.  Investigating the Fault Tolerance of Neural Networks , 2005, Neural Computation.

[32]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[33]  Shimeng Yu,et al.  Emerging Memory Technologies: Recent Trends and Prospects , 2016, IEEE Solid-State Circuits Magazine.

[34]  Alberto Bosio,et al.  Analyzing the Use of Taylor Series Approximation in Hardware and Embedded Software for Good Cost-Accuracy Tradeoffs , 2018, ARC.

[35]  Elena I. Vatajelu,et al.  Reliability analysis of MTJ-based functional module for neuromorphic computing , 2017, 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS).

[36]  Erik Jan Marinissen,et al.  Electrical Modeling of STT-MRAM Defects , 2018, 2018 IEEE International Test Conference (ITC).

[37]  Demis Hassabis,et al.  Mastering the game of Go with deep neural networks and tree search , 2016, Nature.

[38]  Mayler G. A. Martins,et al.  Exploring the use of approximate TMR to mask transient faults in logic with low area overhead , 2015, Microelectron. Reliab..

[39]  Frederick T. Chen,et al.  Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[40]  Thierry Moreau,et al.  MATIC: Learning around errors for efficient low-voltage neural network accelerators , 2017, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[41]  Elena I. Vatajelu,et al.  Special Session: Reliability of Hardware-Implemented Spiking Neural Networks (SNN) , 2019, 2019 IEEE 37th VLSI Test Symposium (VTS).

[42]  Elena I. Vatajelu,et al.  Fully-connected single-layer STT-MTJ-based spiking neural network under process variability , 2017, 2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[43]  Elena I. Vatajelu,et al.  Neuromorphic Computing - From Robust Hardware Architectures to Testing Strategies , 2018, 2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[44]  Frederick T. Chen,et al.  RRAM Defect Modeling and Failure Analysis Based on March Test and a Novel Squeeze-Search Scheme , 2015, IEEE Transactions on Computers.

[45]  Jintao Yu,et al.  Scouting Logic: A Novel Memristor-Based Logic Design for Resistive Computing , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[46]  Yuchao Yang,et al.  Conduction mechanisms, dynamics and stability in ReRAMs , 2018 .

[47]  Xuefei Ning,et al.  Fault-Tolerant Training Enabled by On-Line Fault Detection for RRAM-Based Neural Computing Systems , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[48]  U. Böttger,et al.  Beyond von Neumann—logic operations in passive crossbar arrays alongside memory operations , 2012, Nanotechnology.

[49]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluating the behavior of successive approximation algorithms under soft errors , 2017, 2017 18th IEEE Latin American Test Symposium (LATS).