Fixed-point error analysis and word length optimization of 8×8 IDCT architectures

Complete fixed-point error models that include the coefficient quantization are derived for two popular 8/spl times/8 two-dimensional (2-D) IDCT architectures; one is based on distributed arithmetic, and the other is the multiplier-adder chain. The error models are evaluated in the integer domain to accurately measure the effects of rounding. The analysis results show that the overall mean-square error performance (OMSE) is the most critical condition for meeting the IEEE specification (IEEE Std. 1180-1990) when the rounding scheme is employed. On the other hand, the mean error effects (OME and PME) are dominant for truncation. Finally, the analysis results are compared with those of bit-accurate simulation.

[1]  Sang Uk Lee,et al.  On the fixed-point-error analysis of several fast DCT algorithms , 1993, IEEE Trans. Circuits Syst. Video Technol..

[2]  Masato Edahiro,et al.  DCT/IDCT processor for HDTV developed with dsp silicon compiler , 1993, J. VLSI Signal Process..

[3]  Chau-Yun Hsu,et al.  Comparative performance of fast cosine transform with fixed-point roundoff error analysis , 1994, IEEE Trans. Signal Process..

[4]  Seehyun Kim,et al.  Fixed-point error analysis and wordlength optimization of a distributed arithmetic based 8/spl times/8 2D-IDCT architecture , 1996, VLSI Signal Processing, IX.

[5]  Chin-Liang Wang,et al.  New systolic array implementation of the 2-D discrete cosine transform and its inverse , 1995, IEEE Trans. Circuits Syst. Video Technol..

[6]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[7]  Seehyun Kim,et al.  Fixed-point optimization utility for C and C++ based digital signal processing programs , 1995, VLSI Signal Processing, VIII.

[8]  Sang Uk Lee,et al.  On the fixed-point error analysis of several fast IDCT algorithms , 1995 .

[9]  Weiping Li,et al.  DCT/IDCT processor design for high data rate image coding , 1992, IEEE Trans. Circuits Syst. Video Technol..

[10]  Wonyong Sung,et al.  Simulation-based word-length optimization method for fixed-point digital signal processing systems , 1995, IEEE Trans. Signal Process..

[11]  Y. Inoue,et al.  A 100MHz 2-D Discrete Cosine Transform Core Processor , 1991, Symposium on VLSI Circuits.

[12]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[13]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.