SecTEE: A Software-based Approach to Secure Enclave Architecture Using TEE
暂无分享,去创建一个
Wei Feng | Qianying Zhang | Shijun Zhao | Dengguo Feng | Yu Qin | D. Feng | Yu Qin | Shijun Zhao | Qianying Zhang | Wei Feng | Wei Feng
[1] Michael K. Reiter,et al. Detecting Privileged Side-Channel Attacks in Shielded Execution with Déjà Vu , 2017, AsiaCCS.
[2] Gernot Heiser,et al. No Security Without Time Protection: We Need a New Hardware-Software Contract , 2018, APSys.
[3] Yangchun Fu,et al. Sgx-Lapd: Thwarting Controlled Side Channel Attacks via Enclave Verifiable Page Faults , 2017, RAID.
[4] Jonathan M. McCune,et al. OASIS: on achieving a sanctuary for integrity and secrecy on untrusted platforms , 2013, CCS.
[5] Stefan Mangard,et al. Malware Guard Extension: Using SGX to Conceal Cache Attacks , 2017, DIMVA.
[6] Trent Jaeger,et al. Sprobes: Enforcing Kernel Code Integrity on the TrustZone Architecture , 2014, ArXiv.
[7] Srinivas Devadas,et al. Intel SGX Explained , 2016, IACR Cryptol. ePrint Arch..
[8] Gorka Irazoqui Apecechea,et al. Seriously, get off my cloud! Cross-VM RSA Key Recovery in a Public Cloud , 2015, IACR Cryptol. ePrint Arch..
[9] Alec Wolman,et al. Protecting Data on Smartphones and Tablets from Memory Attacks , 2015, ASPLOS.
[10] Thomas F. Wenisch,et al. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution , 2018, USENIX Security Symposium.
[11] Johannes Götzfried,et al. Hardware-Based Trusted Computing Architectures for Isolation and Attestation , 2018, IEEE Transactions on Computers.
[12] Shay Gueron,et al. A Memory Encryption Engine Suitable for General Purpose Processors , 2016, IACR Cryptol. ePrint Arch..
[13] Michael K. Reiter,et al. Flicker: an execution infrastructure for tcb minimization , 2008, Eurosys '08.
[14] R. Boivie. SecureBlue + + : CPU Support for Secure Execution , 2011 .
[15] Benedikt Heinz,et al. A Cache Timing Attack on AES in Virtualization Environments , 2012, Financial Cryptography.
[16] Carl A. Gunter,et al. Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX , 2017, CCS.
[17] Stefan Mangard,et al. ARMageddon: Cache Attacks on Mobile Devices , 2015, USENIX Security Symposium.
[18] Shweta Shinde,et al. Preventing Page Faults from Telling Your Secrets , 2016, AsiaCCS.
[19] Dan Boneh,et al. IRON: Functional Encryption using Intel SGX , 2017, CCS.
[20] Mario Werner,et al. SGXIO: Generic Trusted I/O Path for Intel SGX , 2017, CODASPY.
[21] Haibo Chen,et al. Limiting cache-based side-channel in multi-tenant cloud using dynamic page coloring , 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W).
[22] Srinivas Devadas,et al. Sanctum: Minimal Hardware Extensions for Strong Software Isolation , 2016, USENIX Security Symposium.
[23] Paul England,et al. Resource management for isolation enhanced cloud services , 2009, CCSW '09.
[24] Nael B. Abu-Ghazaleh,et al. Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.
[25] Ahmad-Reza Sadeghi,et al. SANCTUARY: ARMing TrustZone with User-space Enclaves , 2019, NDSS.
[26] Andreas Dewald,et al. AESSE: a cold-boot resistant implementation of AES , 2010, EUROSEC '10.
[27] Stefan Mangard,et al. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches , 2015, USENIX Security Symposium.
[28] Yubin Xia,et al. VButton: Practical Attestation of User-driven Operations in Mobile Apps , 2018, MobiSys.
[29] Patrick Simmons,et al. Security through amnesia: a software-based solution to the cold boot attack on disk encryption , 2011, ACSAC '11.
[30] Gernot Heiser,et al. Last-Level Cache Side-Channel Attacks are Practical , 2015, 2015 IEEE Symposium on Security and Privacy.
[31] David M. Eyers,et al. SCONE: Secure Linux Containers with Intel SGX , 2016, OSDI.
[32] Herbert Bos,et al. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks , 2018, USENIX Security Symposium.
[33] Tilo Müller,et al. PRIME: private RSA infrastructure for memory-less encryption , 2013, ACSAC.
[34] Adi Shamir,et al. Cache Attacks and Countermeasures: The Case of AES , 2006, CT-RSA.
[35] Christof Fetzer,et al. TaLoS : Secure and Transparent TLS Termination inside SGX Enclaves , 2017 .
[36] Gorka Irazoqui Apecechea,et al. CacheZoom: How SGX Amplifies The Power of Cache Attacks , 2017, CHES.
[37] Andrew Huang,et al. Keeping Secrets in Hardware: The Microsoft Xbox™ Case Study , 2002, CHES.
[38] Jing Wang,et al. Protecting Private Keys against Memory Disclosure Attacks Using Hardware Transactional Memory , 2015, 2015 IEEE Symposium on Security and Privacy.
[39] Gorka Irazoqui Apecechea,et al. Wait a Minute! A fast, Cross-VM Attack on AES , 2014, RAID.
[40] Stephen Taylor,et al. Beyond Full Disk Encryption: Protection on Security-Enhanced Commodity Processors , 2013, ACNS.
[41] Adrian Perrig,et al. TrustVisor: Efficient TCB Reduction and Attestation , 2010, 2010 IEEE Symposium on Security and Privacy.
[42] Michael Norrish,et al. seL4: formal verification of an OS kernel , 2009, SOSP '09.
[43] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[44] Yuan Xiao,et al. SgxPectre Attacks: Leaking Enclave Secrets via Speculative Execution , 2018, ArXiv.
[45] Yubin Xia,et al. TEEv: virtualizing trusted execution environments on mobile platforms , 2019, VEE.
[46] Georg Sigl,et al. On Cache Timing Attacks Considering Multi-core Aspects in Virtualized Embedded Systems , 2014, INTRUST.
[47] Sylvain Guilley,et al. A formal proof of countermeasures against fault injection attacks on CRT-RSA , 2013, Journal of Cryptographic Engineering.
[48] Hugo Krawczyk,et al. SIGMA: The 'SIGn-and-MAc' Approach to Authenticated Diffie-Hellman and Its Use in the IKE-Protocols , 2003, CRYPTO.
[49] Gorka Irazoqui Apecechea,et al. S$A: A Shared Cache Attack That Works across Cores and Defies VM Sandboxing -- and Its Application to AES , 2015, 2015 IEEE Symposium on Security and Privacy.
[50] Donald E. Porter,et al. Graphene-SGX: A Practical Library OS for Unmodified Applications on SGX , 2017, USENIX Annual Technical Conference.
[51] Nael B. Abu-Ghazaleh,et al. BranchScope: A New Side-Channel Attack on Directional Branch Predictor , 2018, ASPLOS.
[52] Thomas Plos,et al. On the Applicability of Time-Driven Cache Attacks on Mobile Devices , 2013, NSS.
[53] Marcus Peinado,et al. Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems , 2015, 2015 IEEE Symposium on Security and Privacy.
[54] Marcus Peinado,et al. High-Resolution Side Channels for Untrusted Operating Systems , 2017, USENIX Annual Technical Conference.
[55] Ariel J. Feldman,et al. Lest we remember: cold-boot attacks on encryption keys , 2008, CACM.
[56] Trent Jaeger,et al. Building a Trustworthy Execution Environment to Defeat Exploits from both Cyber Space and Physical Space for ARM , 2019, IEEE Transactions on Dependable and Secure Computing.
[57] Ning Zhang,et al. TruSense: Information Leakage from TrustZone , 2018, IEEE INFOCOM 2018 - IEEE Conference on Computer Communications.
[58] Frank Piessens,et al. Sancus: Low-cost Trustworthy Extensible Networked Devices with a Zero-software Trusted Computing Base , 2013, USENIX Security Symposium.
[59] Alec Wolman,et al. fTPM: A Software-Only Implementation of a TPM Chip , 2016, USENIX Security Symposium.
[60] Sushil Jajodia,et al. TrustDump: Reliable Memory Acquisition on Smartphones , 2014, ESORICS.
[61] Thomas Plos,et al. Cache-Access Pattern Attack on Disaligned AES T-Tables , 2013, COSADE.
[62] Yubin Xia,et al. AdAttester: Secure Online Mobile Advertisement Attestation Using TrustZone , 2015, MobiSys.
[63] Yubin Xia,et al. vTZ: Virtualizing ARM TrustZone , 2017, USENIX Security Symposium.
[64] Josep Torrellas,et al. Attack Directories, Not Caches: Side Channel Attacks in a Non-Inclusive World , 2019, 2019 IEEE Symposium on Security and Privacy (SP).
[65] Alec Wolman,et al. Using ARM trustzone to build a trusted language runtime for mobile applications , 2014, ASPLOS.
[66] Tilo Müller,et al. FROST - Forensic Recovery of Scrambled Telephones , 2013, ACNS.
[67] Danna Zhou,et al. d. , 1934, Microbial pathogenesis.
[68] Yuewu Wang,et al. TrustICE: Hardware-Assisted Isolated Computing Environments on Mobile Devices , 2015, 2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks.
[69] Marcus Peinado,et al. Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing , 2016, USENIX Security Symposium.
[70] Karthikeyan Bhargavan,et al. HACL*: A Verified Modern Cryptographic Library , 2017, CCS.
[71] Wenliang Du,et al. TruZ-Droid: Integrating TrustZone with Mobile Operating System , 2018, MobiSys.
[72] Taesoo Kim,et al. STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud , 2012, USENIX Security Symposium.
[73] Sangyeun Cho,et al. Better than the Two : Exceeding Private and Shared Caches via Two-Dimensional Page Coloring , 2007 .
[74] Mohan Kumar,et al. S-NFV: Securing NFV states by using SGX , 2016, SDN-NFV@CODASPY.
[75] Klaus Wagner,et al. Flush+Flush: A Stealthier Last-Level Cache Attack , 2015, ArXiv.
[76] Ning Zhang,et al. CaSE: Cache-Assisted Secure Execution on ARM Processors , 2016, 2016 IEEE Symposium on Security and Privacy (SP).
[77] Christof Fetzer,et al. SecureKeeper: Confidential ZooKeeper using Intel SGX , 2016, Middleware.
[78] Ying Ye,et al. COLORIS: A dynamic cache partitioning system using page coloring , 2014, 2014 23rd International Conference on Parallel Architecture and Compilation (PACT).
[79] Srdjan Capkun,et al. Software Grand Exposure: SGX Cache Attacks Are Practical , 2017, WOOT.
[80] Gorka Irazoqui Apecechea,et al. Cross Processor Cache Attacks , 2016, IACR Cryptol. ePrint Arch..
[81] Jingqiang Lin,et al. Copker: Computing with Private Keys without RAM , 2014, NDSS.
[82] Ning Zhang,et al. CryptMe: Data Leakage Prevention for Unmodified Programs on ARM Devices , 2018, RAID.
[83] Christos Gkantsidis,et al. VC3: Trustworthy Data Analytics in the Cloud Using SGX , 2015, 2015 IEEE Symposium on Security and Privacy.
[84] Latifur Khan,et al. SGX-Log: Securing System Logs With SGX , 2017, AsiaCCS.
[85] Sotiris Ioannidis,et al. No Sugar but All the Taste! Memory Encryption Without Architectural Support , 2017, ESORICS.
[86] Quan Chen,et al. Hypervision Across Worlds: Real-time Kernel Protection from the ARM TrustZone Secure World , 2014, CCS.
[87] Peter Williams,et al. CPU Support for Secure Executables , 2011, TRUST.
[88] Yong Guan,et al. SoftME: A Software-Based Memory Protection Approach for TEE System to Resist Physical Attacks , 2019, Secur. Commun. Networks.
[89] Yong Guan,et al. MicroTEE: Designing TEE OS Based on the Microkernel Architecture , 2019, 2019 18th IEEE International Conference On Trust, Security And Privacy In Computing And Communications/13th IEEE International Conference On Big Data Science And Engineering (TrustCom/BigDataSE).
[90] Stephan Krenn,et al. Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice , 2011, 2011 IEEE Symposium on Security and Privacy.
[91] Shweta Shinde,et al. Panoply: Low-TCB Linux Applications With SGX Enclaves , 2017, NDSS.
[92] Andrew C. Simpson,et al. Exploring the use of Intel SGX for Secure Many-Party Applications , 2016, SysTEX@Middleware.
[93] Andreas Dewald,et al. TRESOR Runs Encryption Securely Outside RAM , 2011, USENIX Security Symposium.
[94] Yuval Yarom,et al. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack , 2014, USENIX Security Symposium.
[95] Sotiris Ioannidis,et al. PixelVault: Using GPUs for Securing Cryptographic Operations , 2014, CCS.
[96] Ning Zhang,et al. CacheKit: Evading Memory Introspection Using Cache Incoherence , 2016, 2016 IEEE European Symposium on Security and Privacy (EuroS&P).
[97] Yuewu Wang,et al. TrustOTP: Transforming Smartphones into Secure One-Time Password Tokens , 2015, CCS.
[98] Andrew Ferraiuolo,et al. Komodo: Using verification to disentangle secure-enclave hardware from software , 2017, SOSP.
[99] Ruby B. Lee,et al. Scalable architectural support for trusted software , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[100] Klaus Wagner,et al. Flush+Flush: A Fast and Stealthy Cache Attack , 2015, DIMVA.
[101] Srinath T. V. Setty,et al. Vale: Verifying High-Performance Cryptographic Assembly Code , 2017, USENIX Security Symposium.
[102] David K. Tam,et al. Managing Shared L2 Caches on Multicore Systems in Software , 2007 .
[103] Yu Qin,et al. Minimal Kernel: An Operating System Architecture for TEE to Resist Board Level Physical Attacks , 2019, RAID.
[104] Markus G. Kuhn,et al. Cipher Instruction Search Attack on the Bus-Encryption Security Microcontroller DS5002FP , 1998, IEEE Trans. Computers.
[105] Johannes Götzfried,et al. Cache Attacks on Intel SGX , 2017, EUROSEC.
[106] Nikhil Swamy,et al. EverCrypt: A Fast, Verified, Cross-Platform Cryptographic Provider , 2020, 2020 IEEE Symposium on Security and Privacy (SP).
[107] Long Li,et al. POSTER: Rust SGX SDK: Towards Memory Safety in Intel SGX Enclave , 2017, CCS.
[108] Mohammad Zulkernine,et al. Preventing Cache-Based Side-Channel Attacks in a Cloud Environment , 2014, IEEE Transactions on Cloud Computing.
[109] Frank Piessens,et al. SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control , 2017, SysTEX@SOSP.
[110] G. Edward Suh,et al. AEGIS: architecture for tamper-evident and tamper-resistant processing , 2003, ICS.