A High-level Synthesis Algorithm with Delay Variation Tolerance Optimization for RDR Architectures