Gate All Around MOSFET With Vacuum Gate Dielectric for Improved Hot Carrier Reliability and RF Performance

In this paper, gate all around (GAA) MOSFET with vacuum gate dielectric is proposed for the first time for improved hot carrier reliability and RF performance. Analog and RF performance of the GAA MOSFET with vacuum gate dielectric (GAA VacuFET) is compared with conventional GAA MOSFET with SiO2 dielectric, and it is found that GAA VacuFET is superior to SiO2 dielectric for RF high-speed applications and more immune to the hot carrier damage because of low electric field at the drain side but it has a serious drawback of low on-current and transconductance as compared to SiO2 dielectric. In order to enhance the on current and transconductance of GAA VacuFET, Gate Electrode engineering and channel doping engineering are used. An analytical model is developed for dual material gate graded channel GAA MOSFET with vacuum gate dielectric (DMG GC VacuFET) and the model is verified with the simulated results. Incorporation of DMG and GC not only enhances digital and analog RF performance of GAA VacuFET but also hot carrier reliability is improved.

[1]  D. Jimenez,et al.  Analytical Charge and Capacitance Models of Undoped Cylindrical Surrounding-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.

[2]  Marc Christopher Wurz,et al.  B8.3 - Application of Sacrificial Layers for the Modular Micro Sensor Fabrication on a Flexible Polymer Substrate , 2011 .

[3]  S. J. Lee,et al.  Subthreshold Degradation of Gate-all-Around Silicon Nanowire Field-Effect Transistors: Effect of Interface Trap Charge , 2011, IEEE Electron Device Letters.

[4]  Te-Kuang Chiang.  A new compact subthreshold behavior model for dual-material surrounding gate (DMSG) MOSFETs , 2009 .

[5]  Ru Huang,et al.  Investigation of Parasitic Effects and Design Optimization in Silicon Nanowire MOSFETs for RF Applications , 2008, IEEE Transactions on Electron Devices.

[6]  Kumar Rajesh,et al.  ZnO/αNPDに基づく無機‐有機複合構造の作製と電流電圧特性 , 2009 .

[7]  Hongxia Ren,et al.  The influence of geometric structure on the hot-carrier-effect immunity for deep-sub-micron grooved gate PMOSFET , 2002 .

[8]  M. Bourcerie,et al.  Comments on "The generation and characterization of electron and hole traps created by hole injection during low gate voltage hot-carrier stressing of n-MOS transistors" [with reply] , 1990 .

[9]  Hiroshi Iwai,et al.  Roadmap for 22nm and beyond (Invited Paper) , 2009 .

[10]  Abhinav Kranti,et al.  Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications , 2004 .

[11]  Chih-Hung Chen,et al.  Hot-carrier reliability of submicron NMOSFETs and integrated NMOS low noise amplifiers , 2006, Microelectron. Reliab..

[12]  S.C. Rustagi,et al.  High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.

[13]  A Compact, Analytical Two-dimensional Threshold Voltage Model for Cylindrical, Fully-depleted, Surrounding-Gate(SG) MOSFETs , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[14]  G. Ghibaudo,et al.  A compact drain current model of short-channel cylindrical gate-all-around MOSFETs , 2009 .

[15]  Yang‐Kyu Choi,et al.  Damage immune field effect transistors with vacuum gate dielectric , 2011 .

[16]  Ru Huang,et al.  Analog/RF Performance of Si Nanowire MOSFETs and the Impact of Process Variation , 2007, IEEE Transactions on Electron Devices.

[17]  Jong-Tea Park,et al.  Pi-Gate SOI MOSFET , 2001, IEEE Electron Device Letters.

[18]  G. Dorda,et al.  Hot carrier degradation mechanism in n-MOSFETS , 1984, 1984 International Electron Devices Meeting.

[19]  H. Iwai,et al.  Roadmap for 22 nm and beyond , 2009 .

[20]  M. J. Deen,et al.  Physically-based method for measuring the threshold voltage of MOSFETs , 1991 .

[21]  N. Lakhdar,et al.  Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot-carrier induced interface charges , 2009, Microelectron. Reliab..

[22]  B. Iñíguez,et al.  Continuous analytic I-V model for surrounding-gate MOSFETs , 2004, IEEE Electron Device Letters.

[23]  Wolfgang Rösner,et al.  Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results , 2006 .

[24]  Te-Kuang Chiang,et al.  A Compact Model for Threshold Voltage of Surrounding-Gate MOSFETs With Localized Interface Trapped Charges , 2011, IEEE Transactions on Electron Devices.

[25]  James A. Cooper,et al.  A new constant-current technique for MOSFET parameter extraction , 2005 .

[26]  Denis Flandre,et al.  Analog performance and application of graded-channel fully depleted SOI MOSFETs , 2000 .

[27]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[28]  F. Djeffal,et al.  A two-dimensional analytical subthreshold behavior analysis including hot-carrier effect for nanoscale Gate Stack Gate All Around (GASGAA) MOSFETs , 2011 .

[29]  S-L. Jang,et al.  An analytical surrounding gate MOSFET model , 1998 .

[30]  D. Monroe,et al.  Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs , 2000, IEEE Electron Device Letters.

[31]  A. Lazaro,et al.  RF and Noise Performance of Multiple-Gate SOI MOSFETs , 2006, 2006 European Microwave Integrated Circuits Conference.

[32]  B. Nae.  Compact Modeling of the RF and Noise Behavior of Multiple-Gate MOSFETs , 2013 .

[33]  C. Hu,et al.  Lucky-electron model of channel hot-electron injection in MOSFET'S , 1984 .