An Area and Power Efficient Cartesian Phase Shifter + Mixer Circuit Applied to WLAN System

A two-antenna array receiver is designed for WLAN application to build a maximum ratio combiner (MRC) system. A new signal-path Cartesian phase generation and combination technique is proposed to shift the RF signal by 22.5 phase steps. The 3 dB improvement in received SNR is achieved in comparison to single path receiver. The 0.29 mm^2 RF paths consumes 30 mW in 0.13 mum CMOS process.

[1]  J. Paramesh,et al.  A 1.4V 5GHz four-antenna Cartesian-combining receiver in 90nm CMOS for beamforming and spatial diversity applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  Hossein Hashemi,et al.  Integrated Phased Array Systems in Silicon , 2005, Proceedings of the IEEE.

[3]  H. Hashemi,et al.  A 24-GHz SiGe phased-array receiver-LO phase-shifting approach , 2005, IEEE Transactions on Microwave Theory and Techniques.

[4]  D.J. Allstot,et al.  A low-loss phase shifter in 180 nm CMOS for multiple-antenna receivers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).