Implementation of chip-level EMC strategies in 0.18 μm CMOS technology

Two on-chip electromagnetic compatibility (EMC) solutions realized in the standard 0.18 μm CMOS technology are proposed. A slew rate controller for electromagnetic interference (EMI) reduction is demonstrated by increasing the rise and fall time of signal to lower the harmonic energy on FFT spectrum. Besides, a MOS plus MOM decoupling capacitor for both EMI and electromagnetic susceptibility (EMS) issues is proposed to provide a 17.6 % added capacitance than the conventional decoupling capacitors under the same area. The experiment results prove that the proposed EMC strategies are effective and can be utilized in the chip design with low design complexity.

[1]  K. Leung.  Controlled slew rate output buffer , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[2]  Keith Bryan Hardin,et al.  Spread spectrum clock generation for the reduction of radiated emissions , 1994, Proceedings of IEEE Symposium on Electromagnetic Compatibility.

[3]  R. Perdriau,et al.  Efficiency of Embedded On-Chip EMI Protections to Continuous Harmonic and Fast Transient Pulses with Respect to Substrate Injection , 2007, 2007 IEEE International Symposium on Electromagnetic Compatibility.

[4]  Yosuke Tanaka,et al.  Evaluation of PDN impedance and power supply noise for different on-chip decoupling structures , 2013, 2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo).

[5]  S. Hiura,et al.  RF Design of On-Chip EMI Filters in CMOS Logic IC , 2008, 2008 38th European Microwave Conference.

[6]  P. Coll,et al.  Design of a slew rate controlled output buffer , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).