A 90° phase-shift DLL with closed-loop DCC for high-speed mobile DRAM interface

In this paper, a 90° phase-shift delay-locked loop (DLL) with closed-loop duty-cycle correction (DCC) is proposed. The proposed DLL increases the accuracies of the duty cycle and 90° phase shift by compensating PVT variation using a closed-loop DCC and a closed-loop 90° phase shift, and achieves a smaller area by reducing the delay-line length by 25% to 50% as compared to conventional DLLs with the DCC and/or 90° phase shift. We also propose a 90° phase detector consisting of a time-to-voltage converter and a sense amplifier to independently control and lock the DCC and 90° phase-shift loops. The proposed DLL is designed using the 0.13 μm process technology with a 1.2 V supply voltage. The operating frequency range is from 400 MHz to 800 MHz. Monte Carlo simulation results show that the output duty cycle error ranges from -0.21% to 0.22% for an input duty cycle range of 30% to 70%, and the 90° phase-shift error is less than 1.66°, which is lower than a 5.7ps error at 800 MHz. Finally, the power consumption of the proposed DLL is 2.8 mW at 800 MHz.

[1]  Wolfgang M. Theimer,et al.  Mobile multimedia-challenges and opportunities , 2000, IEEE Trans. Consumer Electron..

[2]  Changsik Yoo,et al.  Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[3]  Ki-Seok Chung,et al.  A predictive dynamic power management technique for embedded mobile devices , 2010, IEEE Transactions on Consumer Electronics.

[4]  Brian Leibowitz,et al.  A 4.3GB/s mobile memory interface with power-efficient bandwidth scaling , 2009, 2009 Symposium on VLSI Circuits.

[5]  Suki Kim,et al.  An ultra low power CMOS motion detector , 2009, IEEE Transactions on Consumer Electronics.

[6]  Hong-June Park,et al.  An All-Digital CMOS Duty Cycle Correction Circuit with a Duty-Cycle Correction Range of 15-to-85% for Multi-Phase Applications , 2005, IEICE Trans. Electron..

[7]  Sooyoung Kim,et al.  A 512 Mb Two-Channel Mobile DRAM (OneDRAM) With Shared Memory Array , 2008, IEEE Journal of Solid-State Circuits.

[8]  Sang Il Park,et al.  A 1.35V 4.3GB/s 1Gb LPDDR2 DRAM with controllable repeater and on-the-fly power-cut scheme for low-power and high-speed mobile application , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Hyun-Ho Choi,et al.  On the use of a power-saving mode for mobile VoIP devices and its performance evaluation , 2009, IEEE Transactions on Consumer Electronics.

[10]  Michael Bucher,et al.  A 4.3 GB/s Mobile Memory Interface With Power-Efficient Bandwidth Scaling , 2010, IEEE Journal of Solid-State Circuits.

[11]  Jinsang Kim,et al.  Low-power multiplierless DCT architecture using image correlation , 2004, IEEE Trans. Consumer Electron..

[12]  Jae-Yoon Sim,et al.  An All-Digital 90-Degree Phase-Shift DLL with Loop-Embedded DCC for 1.6Gbps DDR Interface , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[13]  King Ngi Ngan,et al.  Implementation of H.264 on Mobile Device , 2007, IEEE Transactions on Consumer Electronics.