Fault tolerant design for low power hierarchical search motion estimation algorithms

Highly scaled CMOS devices are predicted to show probabilistic behavior due to process variations or the presence of noise sources such as thermal noise. Past research dealing with characterizing CMOS devices with probabilistic behavior has shown that computing via these devices, termed probabilistic computing, can help realize highly efficient circuits in terms of energy consumption. In this paper, we explore low power motion estimation, specifically low power hierarchical search algorithms for motion estimation, in the context of probabilistic computing. With the fault tolerant algorithm design (MC-TSS) proposed in this paper, we show that energy savings that can be realized with probabilistic computing increase to 70% versus 57% with the conventional algorithm (TSS), with minor impact on the quality of motion estimation. Furthermore, a 1.8 dB improvement in PSNR under the same energy savings of 70% for both algorithms is shown establishing the superior resilience of the proposed algorithm to probabilistic computing over the conventional algorithm.

[1]  L. Kish End of Moore's law: thermal (noise) death of integration in micro and nano electronics , 2002 .

[2]  James Feldman Digital Logic , 1997, The Computer Science and Engineering Handbook.

[3]  Arindam Basu,et al.  Modeling multi-output filtering effects in PCMOS , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[4]  Naresh R. Shanbhag,et al.  Error-Resilient Motion Estimation Architecture , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Magdy Bayoumi,et al.  A comparative analysis for low power motion estimation VLSI architectures , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[6]  Brian Holdsworth,et al.  Digital Logic Design , 1981 .

[7]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[8]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[9]  Pinar Korkmaz,et al.  Advocating Noise as an Agent for Ultra-Low Energy Computing: Probabilistic Complementary Metal-Oxide-Semiconductor Devices and Their Characteristics , 2006 .

[10]  Krishna V. Palem,et al.  Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) Technology , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[11]  Liang-Gee Chen,et al.  An efficient and simple VLSI tree architecture for motion estimation algorithms , 1993, IEEE Trans. Signal Process..

[12]  Lap-Pui Chau,et al.  Low Power Motion Estimation with Probabilistic Computing , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[13]  Mark S. K. Lau,et al.  A More Precise Model of Noise Based PCMOS Errors , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[14]  Krishna V. Palem,et al.  Energy, Performance, and Probability Tradeoffs for Energy-Efficient Probabilistic CMOS Circuits , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Dong Sam Ha,et al.  A low-power motion estimation block for low bit-rate wireless video , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).