Normal and Reverse Temperature Dependence in Variation-Tolerant Nanoscale Systems with High-k Dielectrics and Metal Gates

The delay dependence on temperature reverses at increasingly larger supply voltages as technology scales into the nanometer regime, causing delay to decrease as temperature increases. This reversal can be problematic for variation-tolerant systems using critical path replicas to determine delay guardbands, as delay may no longer indicate when the system is in danger of thermal runaway. Adaptive voltage scaling, commonly used in variation-tolerant systems, further complicates the temperature impact, as the range of voltages may intersect both temperature regions. In this paper, it is shown that use of high-k dielectrics and metal gates increases the supply voltage where this reversal occurs by 40% compared to low-k, poly gate technologies. 45, 32, and 22 nm models are examined, and the reversal voltage is shown to approach 90% of nominal voltage at 22 nm, making the effect important even for non-adaptive designs. Techniques to account for these complex temperature dependencies are proposed to ensure functionality under all conditions.

[1]  Changhae Park,et al.  Reversal of temperature dependence of integrated circuits operating at very low voltages , 1995, Proceedings of International Electron Devices Meeting.

[2]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[3]  Chang-Chi Lee,et al.  On the thermal stability margins of high-leakage current packaged devices , 2006, 2006 8th Electronics Packaging Technology Conference.

[4]  Kiyoo Itoh,et al.  Supply voltage scaling for temperature insensitive CMOS circuit operation , 1998 .

[5]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[6]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[7]  V. Rich Personal communication , 1989, Nature.

[8]  Manoj Sachdev,et al.  Variation-Aware Adaptive Voltage Scaling System , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Saurabh Dighe,et al.  Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Trevor Mudge,et al.  Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.

[11]  J.M.C. Stork,et al.  The impact of high-/spl kappa/ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs , 1999 .

[12]  X. Garros,et al.  75 nm damascene metal gate and high-k integration for advanced CMOS devices , 2002, Digest. International Electron Devices Meeting,.

[13]  Nobuto Ono,et al.  On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..