Design of low-phase-noise CMOS ring oscillators

This paper presents a framework for modeling the phase noise in complementary metal-oxide-semiconductor (CMOS) ring oscillators. The analysis considers both linear and nonlinear operations, and it includes both device noise and digital switching noise coupled through the power supply and substrate. In this paper, we show that fast rail-to-rail switching is required in order to achieve low phase noise. Further, flicker noise from the bias circuit can potentially dominate the phase noise at low offset frequencies. We define the effective Q factor for ring oscillators with large and nonlinear voltage swings and predict its increase for CMOS processes with smaller feature sizes. Our phase-noise analysis is validated via simulation and measurement results for ring oscillators fabricated in a number of CMOS processes.

[1]  Tad Kwasniewski,et al.  CMOS VCO's for PLL frequency synthesis in GHz digital mobile radio communications , 1997 .

[2]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[3]  Daniel P. Foty,et al.  MOSFET Modeling With SPICE: Principles and Practice , 1996 .

[4]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[5]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[6]  Beomsup Kim,et al.  A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .

[7]  Michiel Steyaert,et al.  A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.

[8]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  Michiel Steyaert,et al.  A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors , 1997, IEEE J. Solid State Circuits.

[10]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[11]  C.A.T. Salama,et al.  Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications , 2000, IEEE Journal of Solid-State Circuits.

[12]  Welch,et al.  A simple approach to modeling cross-talk in integrated circuits , 1993 .

[13]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[14]  M. Thamsirianunt,et al.  CMOS VCOs for PLL frequency synthesis in GHz digital mobile radio communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[15]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .