Modeling event-driven successive charge redistribution in ADC with varying rate of charge transfer

The paper addresses a technique of the asynchronous (clockless) analog-to-digital conversion based on the event-driven successive charge redistribution (SCR) in the binary-scaled capacitor array. A significant point is that the event-driven SCR-ADC differs from the known techniques of charge redistribution used in classical ADCs with the binary-weighted capacitors because the charge transfer is self-timed in the former whereas it is clock-driven in the latter. Former publications on event-driven SCR-ADC were based on constant-rate charge redistribution between the source and the destination capacitors realized by the current source in the number of steps defined by converter resolution. The contribution of the present study is the analysis of the event-based SCR scheme forced by voltage difference between both capacitors which decreases as the charge redistribution proceeds. The aim of the analysis is the evaluation of the conversion time of the relevant converter.

[1]  Marek Miskowicz,et al.  Send-On-Delta Concept: An Event-Based Data Reporting Strategy , 2006, Sensors (Basel, Switzerland).

[2]  Gilles Sicard,et al.  A new class of asynchronous A/D converters based on time quantization , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[3]  Andrew C. Singer,et al.  Adaptive Reference Levels in a Level-Crossing Analog-to-Digital Converter , 2008, EURASIP J. Adv. Signal Process..

[4]  Jerker Delsing,et al.  Level-Crossing ADC Performance Evaluation Toward Ultrasound Application , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Marek Miskowicz,et al.  Natural compression and expansion characteristics of asynchronous Sigma-Delta ADC , 2011, 2011 5th International Conference on Signal Processing and Communication Systems (ICSPCS).

[6]  Marek Miskowicz,et al.  Uncertainty of asynchronous analog-to-digital converter output state , 2010, 2010 IEEE International Symposium on Industrial Electronics.

[7]  Marek Miśkowicz,et al.  Time-to-digital converters based on event-driven successive charge redistribution: A theoretical approach , 2012 .

[8]  Marek Miśkowicz,et al.  Asynchronous Sigma-Delta analog-to digital converter based on the charge pump integrator , 2008 .

[9]  Marek Miskowicz,et al.  A new method of charge-to-digital conversion , 2010, 2010 IEEE 16th International Mixed-Signals, Sensors and Systems Test Workshop (IMS3TW).

[10]  Marek Miskowicz,et al.  A clockless time-to-digital converter , 2010, 2010 IEEE 26-th Convention of Electrical and Electronics Engineers in Israel.

[11]  Yannis P. Tsividis,et al.  Signal-Dependent Variable-Resolution Clockless A/D Conversion With Application to Continuous-Time Digital Signal Processing , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Sameer R. Sonkusale,et al.  An Adaptive Resolution Asynchronous ADC Architecture for Data Compression in Energy Constrained Sensing Applications , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[14]  Mingui Sun,et al.  Adaptive level-crossing sampling and reconstruction , 2010, 2010 18th European Signal Processing Conference.

[15]  Enrique Prefasi,et al.  Analog-to-digital conversion using noise shaping and time encoding , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Michiel Steyaert,et al.  A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.