Packet Process with Deficit Round Robin ASIC for ATM/Ethernet Bridge

This paper presents a packet process with deficit round robin (DRR) ASIC, which is used not only to give up the first-in first-out (FIFO) mechanism in ATM/Ethernet bridge, but also to integrate with UTOPIA (Universal Test and Operations PHY Interface for ATM) interface between ATM Cell and Ethernet packet. Usually, the packet presents with different weight in the DRR queue. The higher the weight is, the higher the priority is to transmit packet. The proposed DRR ASIC completes the packet process with low delay and low loss. The Alter a DE3 of FPGA (Field Programmable Gate Array) is adopted to verify the designed function, and that the TSMC 0.18μm CMOS technology is used to implement the DRR ASIC after completing the design process, which includes the Synthesis, DFT (Design For Testability), APR (Auto Place and Route) DRC (Design Rule Check) and LVS (Layout Versus Schematic). According to the simulation results, the proposed ASIC performs with the gate count of 31,948 and the power consumption of 8.48 mW.

[1]  George Varghese,et al.  Efficient fair queueing using deficit round-robin , 1996, TNET.

[2]  Dimitris Papadias,et al.  Vertical dimensioning: A novel DRR implementation for efficient fair queueing , 2008, Comput. Commun..

[3]  Luciano Lenzini,et al.  Tradeoffs between low complexity, low latency, and fairness with deficit round-robin schedulers , 2004, IEEE/ACM Transactions on Networking.

[4]  Jingming Kuang,et al.  Design and implementation of Ethernet and E1 protocol convertor , 2010, The 2nd International Conference on Information Science and Engineering.

[5]  Salil S. Kanhere,et al.  Fair, efficient and low-latency packet scheduling using nested deficit round robin , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[6]  Peng Yuan,et al.  Protocol and implementation of ATM over Ethernet , 2000, WCC 2000 - ICCT 2000. 2000 International Conference on Communication Technology Proceedings (Cat. No.00EX420).

[7]  Guo-Ming Sung,et al.  A novel bridge chip between an ATM and ethernet for ADSL in home networks , 2009, IEEE Transactions on Consumer Electronics.

[8]  Dake Liu,et al.  An FPGA Based Open Source Network-on-Chip Architecture , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[9]  Mike H. MacGregor,et al.  Deficits for bursty latency-critical flows: DRR++ , 2000, Proceedings IEEE International Conference on Networks 2000 (ICON 2000). Networking Trends and Challenges in the New Millennium.

[10]  R. Shreedhar,et al.  Efficient Fair Queuing Using Deficit Round - , 1997 .