A trace-based method for delay fault diagnosis in synchronous sequential circuits

In this paper, we present a method for diagnosing gate delay faults in synchronous sequential circuits. This method is an outgrowth of our previous work on delay fault diagnosis in combinational circuits, and is therefore based on a path tracing algorithm appropriate for sequential circuits. Input data for diagnosis are (1) the gate level description of the circuit, (2) the set of test sequences, and (3) the set of failing patterns and failing outputs provided by the tester. Output data are a set of potential fault locations. In order to correctly interpret the tester results, and avoid multiple fault effects and self-masking problems during diagnostic processing, each test sequence is considered under different combinations of slow and fast clock cycles (slow clock test methodology). Experimental results are given to show the feasibility, reliability and efficiency of the diagnosis method.<<ETX>>

[1]  Vishwani D. Agrawal,et al.  A Path Delay Fault Simulator for Sequential Circuits , 1993, The Sixth International Conference on VLSI Design.

[2]  Vishwani D. Agrawal,et al.  A New Method for Generating Tests for Delay Faults in Non-Scan Circuits , 1992, The Fifth International Conference on VLSI Design.

[3]  Patrick Girard,et al.  An implicit delay fault simulation method with approximate detection threshold calculation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[4]  Srinivas Devadas.  Delay test generation for synchronous sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[5]  Patrick Girard,et al.  A novel approach to delay-fault diagnosis , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[6]  David T. Wang.  Properties of Faults and Criticalities of Values under Tests for Combinational Networks , 1975, IEEE Transactions on Computers.

[7]  C. Landrault,et al.  Effectiveness of a variable sampling time strategy for delay fault diagnosis , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[8]  Vishwani D. Agrawal,et al.  Delay fault models and test generation for random logic sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[9]  Kwang-Ting Cheng.  Transition fault simulation for sequential circuits , 1992, Proceedings International Test Conference 1992.

[10]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.

[11]  Matteo Sonza Reorda,et al.  A simulation-based approach to test pattern generation for synchronous sequential circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[12]  Premachandran R. Menon,et al.  Critical path tracing in sequential circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[13]  Irith Pomeranz,et al.  SPADES: a simulator for path delay faults in sequential circuits , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[14]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[15]  Vishwani D. Agrawal,et al.  Energy minimization based delay testing , 1992, [1992] Proceedings The European Conference on Design Automation.

[16]  Irith Pomeranz,et al.  At-speed delay testing of synchronous sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[17]  C. Landrault,et al.  A reconvergent fanout analysis for the CPT algorithm used in delay-fault diagnosis , 1993, Proceedings ETC 93 Third European Test Conference.