Embedded DRAM: more than just a memory
暂无分享,去创建一个
[1] H. Ikeda,et al. High-speed DRAM architecture development , 1999 .
[2] L. G. Heller,et al. High sensitivity charge-transfer sense amplifier , 1975 .
[3] T. Kure,et al. Super-low-voltage Operation Of A Semi-Static Complementary Gain DRAM Memory Cell , 1993, Symposium 1993 on VLSI Technology.
[4] W. M. Regitz,et al. A three transistor-cell, 1024-bit, 500 NS MOS RAM , 1970 .
[5] A. Nitayama,et al. A Surrounding Gate Transistor (SGT) Gain Cell For Ultra High Density Drams , 1993, Symposium 1993 on VLSI Technology.
[6] K.-H. Lee,et al. Merged DRAM-logic in the year 2001 , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).
[7] E. Doering,et al. Storage array and sense/refresh circuit for single-transistor memory cells , 1972 .
[8] B. J. Sheu,et al. High-speed memory architectures for multimedia applications , 1997 .
[9] W. H. Henkels,et al. Large-signal 2T, 1C DRAM cell: signal and layout analysis , 1994 .
[10] Wonchan Kim,et al. An experimental high-density DRAM cell with a built-in gain stage , 1994 .
[11] Wei Hwang,et al. High-speed sensing scheme for CMOS DRAMs , 1988 .
[12] Kiyoo Itoh,et al. A high-speed, small-area, threshold-voltage-mismatch compensation sense amplifier for gigabit-scale DRAM arrays , 1993 .