Improving Synthesis of Reversible Circuits: Exploiting Redundancies in Paths and Nodes of QMDDs

In recent years, reversible circuits have become an established emerging technology through their variety of applications. Since these circuits employ a completely different structure from conventional circuitry, dedicated functional synthesis algorithms have been proposed. Although scalability has been achieved by using approaches based on decision diagrams, the resulting circuits employ a significant complexity measured in terms of quantum cost. In this paper, we aim for a reduction of this complexity. To this end, we review QMDD-based synthesis. Based on that, we propose optimizations that allow for a substantial reduction of the quantum costs by jointly considering paths and nodes in the decision diagram that employ a certain redundancy. In fact, in our experimental evaluation, we observe substantial improvements of up to three orders of magnitudes in terms of runtime and up to six orders of magnitudes (a factor of one million) in terms of quantum cost.

[1]  D. Michael Miller,et al.  QMDD: A Decision Diagram Structure for Reversible and Quantum Circuits , 2006, 36th International Symposium on Multiple-Valued Logic (ISMVL'06).

[2]  John P. Hayes,et al.  Reversible logic circuit synthesis , 2002, IWLS.

[3]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[4]  Robert Wille,et al.  Elementary Quantum Gate Realizations for Multiple-Control Toffoli Gates , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.

[5]  Robert Wille,et al.  Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Robert Wille,et al.  Synthesis of reversible circuits with minimal lines for large functions , 2012, 17th Asia and South Pacific Design Automation Conference.

[7]  A. Mishchenko,et al.  Fast Heuristic Minimization of Exclusive-Sums-of-Products , 2001 .

[8]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[9]  Robert Wille,et al.  Synthesis of approximate coders for on-chip interconnects using reversible logic , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  Robert Wille,et al.  RevLib: An Online Resource for Reversible Functions and Reversible Circuits , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).

[11]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Stefan Frehse,et al.  RevKit: A Toolkit for Reversible Circuit Design , 2012, J. Multiple Valued Log. Soft Comput..

[13]  Thierry Paul,et al.  Quantum computation and quantum information , 2007, Mathematical Structures in Computer Science.

[14]  M. Mosca,et al.  A Meet-in-the-Middle Algorithm for Fast Synthesis of Depth-Optimal Quantum Circuits , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Robert Wille,et al.  Taking one-to-one mappings for granted: Advanced logic design of encoder circuits , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[16]  Robert Wille,et al.  Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Robert Wille,et al.  QMDDs: Efficient Quantum Function Representation and Manipulation , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Gerhard W. Dueck,et al.  A Fast Symbolic Transformation Based Algorithm for Reversible Logic Synthesis , 2016, RC.

[19]  Rolf Drechsler,et al.  Ancilla-free synthesis of large reversible functions using binary decision diagrams , 2016, J. Symb. Comput..

[20]  Fabio Somenzi,et al.  CUDD: CU Decision Diagram Package Release 2.2.0 , 1998 .

[21]  Robert Wille,et al.  Automatic design of low-power encoders using reversible circuit synthesis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).